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ABSTRACT
As CMOS technology scales, the transistor speed increases enabling higher speed com-
munications and more complex systems. These beneﬁts come at the cost of decreasing
inherent device gain, increased transistor leakage currents, and additional mismatches
due to process variations. All of these drawbacks affect the design of high-resolution
analog-to-digital converters (ADCs) in nano-CMOS processes. To move towards an
ADC topology useful in these small processes a ﬁrst-order K-Delta-1-Sigma (KD1S)
modulator-based ADC was proposed. The KD1S topology employs inherent time-
interleaving with a shared integrator and K-quantizing feedback paths and can poten-
tially achieve signiﬁcantly higher conversion bandwidths when compared to the tradi-
tional switched-capacitor delta-sigma ADCs. The shared integrator in the KD1S mod-
ulator settles over a half the clock period and the op-amp is designed to operate at the
base clock frequency.
In this dissertation, the ﬁrst-order KD1S modulator topology is analyzed for the ef-
fects of the non-idealities introduced by the K-path operation of the switched-capacitor
integrator. Then, the concept of KD1S modulator is extended to higher-order modu-
lators in order to achieve superior noise-shaping performance. A systematic synthesis
method has been developed to design and simulate higher-order KD1S modulators at the
system level. In order to demonstrate the developed theory, a prototype second-order
KD1S modulator has been designed and fabricated in a 500-nm CMOS technology.
viii
The second-order KD1S modulator exhibits wideband noise-shaping with an SNDR
of 42.7 dB or 6.81 bits in resolution for Kpath = 8 paths, an effective sampling rate of
fs,new = 800 MHz, effective oversampling ratio Kpath ·OSR= 64 and a signal bandwidth
of 6.25 MHz. The second-order KD1S modulator consumes an average current of 3.0
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1CHAPTER 1 INTRODUCTION
Continued CMOS scaling has enabled ever increasing device speeds leading to numer-
ous applications in wireless, wireline and optical communication. The integrated circuit
technologies used to manufacture analog-to-digital converters (ADCs) are shrinking to
enable more system functionality in a smaller chip area. This reduction in size comes at
the cost of greater manufacturing variances, including transistor characteristics, which
limit the availability of precise components often required in an ADC. Further, the
large increase in the number of wireless communication standards call for processing
of the electromagnetic spectrum from 900 MHz to the GHz’s range [2]. The applica-
tions include cellular telephony (GSM, EDGE, WCDMA, etc.), ultra-wide band com-
munication (UWB), personal area networks (Bluetooth, ZigBee, etc.), Wireless LAN,
WiMAX and Cognitive Radio [3]. Another application of interest is the development
of a low-power single-chip software deﬁned radio (SDR) which requires GHz rate data
conversion. Figure 1.1 shows the classiﬁcation of ADCs based upon their bit resolu-
tion and conversion bandwidth speciﬁcations compiled from [4]. As illustrated in this
ﬁgure, the fundamental limitation on the achievable ADC resolution is set by the clock
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Figure 1.1: Classiﬁcation of Analog-to-Digital Converters based upon their resolution
and conversion bandwidth.
Typically in CMOS technology, Flash ADCs have been used for higher-speed data
conversion from 100’s of MHz to several GHz’s at lower resolution (5-6 bits), pipelined
ADCs for moderate resolution (10-12 bits) for 100-250 MHz range and oversampling
(Delta-Sigma) ADCs for lower bandwidths (kHz’s to MHz’s) and high-resolution (12-
up to 24 bits).
CMOS scaling beneﬁts the Flash ADCs and the oversampling ADCs by realiz-
ing increasing higher sampling rates. However, the resulting high-speed of scaled
CMOS transistors is concomitant with the degrading intrinsic transistor gain (gm · ro),
pronounced process variations and poor component matching [5]. In order to design
3high-resolution pipelined ADCs in nano-CMOS with signiﬁcant device offsets, com-
plicated digital-calibration schemes are employed at the cost of increased area, latency
and power consumption [1, 6, 7]. Thus, it is imperative to further explore ADC topolo-
gies which are inherently tolerant to device-mismatches, lower ampliﬁer gain and other
circuit-imperfections in nano-CMOS.
1.1 Motivation
Delta-sigma modulation based ADCs which employ oversampling and a feedback
architecture offer possibilities of attaining higher dynamic range as we scale further
into the nano-CMOS regime. However due to oversampling, their conversion rates
are signiﬁcantly lower than their Nyquist-rate counterparts. Numerous attempts have
been made to employ multiple delta-sigma modulators in parallel (or by using time-
interleaving) to achieve Nyquist-rate data conversion. These architectures have their
own deﬁciencies resulting from the path mismatches and a linear increase in power
consumption with the number of parallel channels [8].
Recently there has been activity in employing delta-sigma ADCs for next-generation
wireless applications which require over 60 dB of dynamic range and greater than 25
MHz conversion bandwidth. Several continuous-time delta-sigma architectures have
been proposed for lower power (less than 20 mW) for such wireless applications [9, 10].
Also, there have been efforts in designing reconﬁgurable delta-sigma ADCs for multi-
standard operation [11].
4This dissertation analyzes a new noise-shaping topology, called theK-Delta-1-Sigma
(KD1S) modulator, for wideband conversion which was disclosed in [12]. The KD1S
topology employs time-interleaved sampling with a shared integrator. The interleaved
single-bit quantizers (which is simply an array of comparators) employed in the KD1S
modulator allow very high-speed sampling with lower implementation complexity. Due
to single-bit quantization, the feedback digital-to-analog converters (DACs) in the mod-
ulator are inherently linear and thus the complexity of element mismatch shaping is
avoided. Therefore, the KD1S modulator architecture offers several advantages over a
multi-bit modulator employing the same number of comparators. However, the quan-
tizer in the KD1S modulator requires the comparator to operate at a higher speed, set
by the effective sampling rate of the modulator, which is favorable in the nano-CMOS
technologies. In summary, the KD1S architecture trades off high comparator speed
with lower implementation complexity of the quantizer and with the lower peformance
requirements of the op-amps.
In the traditional time-interleaving ADC architectures, the phase skew, path-offset
and gain-mismatch result in severe degradation in the achievable dynamic range and
the signal-to-noise ratio (SNR). However in the KD1S modulator, the distortion due
to the mismatch and phase skew in the time-interleaved sampling paths is averaged by
the number of paths and by the oversampling ratio (OSR) for each path. The noise
introduced into the signal band due to clock jitter is also averaged by the number of
paths and the OSR which results in a higher SNR in the KD1S modulator. The KD1S
5architecture for high-speed data conversion offers other advantages which are analyzed
in detail in the subsequent chapters.
The ﬁrst-order KD1S modulator architecture, presented in [13] and [14], has been
extended to a generalized higher-order modulator. A systematic synthesis method for
higher-order KD1S modulator has been presented. First- and second-order KD1S de-
signed using this procedure has been fabricated in a 500-nm CMOS technology. The
aim of this research is to determine the limitations of the KD1S topology.
1.2 Dissertation Organization
This dissertation covers a detailed theoretical analysis of the K-Delta-1-Sigma mod-
ulators along with a synthesis method for higher-order KD1S topologies. The effects of
various circuit non-idealities and their inﬂuence on the KD1S performance have been
detailed. The design and testing procedure for the prototype chips has been presented.
The remaining dissertation has been organized as follows :
Chapter 2 provides a brief background on design issues involved in the time-interleaved
analog-to-digital converters (TI-ADCs). The analytical results presented in this chap-
ter are used in subsequent chapters to analyze the time-interleaved sampling structure
inherent in the KD1S modulator.
Chapter 3 provides an introduction to delta-sigma modulators and describes the
approaches to design wideband ADCs without employing complicated calibration in
nano-CMOS processes.
Chapter 4 describes the KD1S modulator and details the effects of circuit non-
idealities on the modulator performance. The KD1S modulator performance has been
analyzed and simulated for circuit limitations like ﬁnite op-amp gain and unity-gain
6frequency, slewing in op-amps and ﬁnite comparator delay. The effect of quantization
noise folding due to path mismatch and clock phase skew is also analyzed.
Chapter 5 discusses the design of the second-order KD1S modulator, presents be-
havioral simulation results and details the effects of circuit non-idealities.
Chapter 6 presents a synthesis and simulation method for generalized higher-order
KD1S modulators. A novel state-space embedding method for KD1S modulators has
been developed for their rapid simulation and performance estimation.
Chapter 7 details the transistor level design of ﬁrst- and second-order KD1S modu-
lators, chip design and simulation, test board design and measurement results from the
prototype chip.
Chapter 8 concludes the dissertation and discusses future directions for this re-
search.
Appendix A provides the listing of the MATLAB codes used for signal processing
throughout the dissertation.
7CHAPTER 2 TIME-INTERLEAVED ANALOG-TO-DIGITAL CONVERTERS
The effective sampling-rate of analog-to-digital converters (ADCs) can be increased by
operating multiple slower ADCs in parallel which results in a faster time-interleaved
ADC (TI-ADC). This chapter presents detailed analysis for the TI-ADCs and the re-
sulting non-idealities. The analytical results presented in this chapter will be applied to
the analysis of KD1S modulators which employ time-interleaved sampling along with
a shared loop-ﬁlter.
2.1 Time-Interleaved Analog-to-Digital Converters
Time-interleaving of slower ADCs in parallel is an attractive way to achieve an increase
in the conversion rate [15]. Figure 2.1 illustrates the concept of time-interleaving ADCs.
Here, M- ADCs operating at a frequency of fs/M, called the slices, are clocked on the
M-phases of a clock. The outputs of the slices are multiplexed to obtain output digital
codes operating at an equivalent clock frequency of fs. Thus, the speed requirements
on the individual ADC slices are relaxed by a factor of M. The resulting increase in
power and area of the time-interleaved ADC (TI-ADC) does not necessarily increase
linearly with M when compared to the an equivalent single-path faster ADC. This is
due to the fact that the op-amps in each of the slices require smaller bias currents, and
also the op-amps can be shared across paths to reduce power consumption and area
[5]. Thus, time-interleaving enables much higher speed than allowed by the CMOS
8technology used for implementation of a single channel ADC. However, the mismatch
between the parallel paths introduces distortion and lowers the resulting signal to noise
and distortion ratio (SNDR). The dominant sources of error in TI-ADCs are the clock



















Figure 2.1: Time-interleaved ADCs and the corresponding clock phases.
Figure 2.2 depicts the sampling of an input sinewave by a time-interleaved ADC.
Here, the samples in the channels m = 0, ..., M− 1 are ideally sampled at the time
instants tm, tm+M, tm+2M, . . . where tm = mT , and T is the equivalent sampling period of
the TI-ADC. Because of the imperfections in the clock phases from skew and jitter, the
sampling instants will vary from channel-to-channel. Assuming that the jitter noise for
each of the clock phases is uncorrelated from each other and has a ﬂat spectrum (white
noise characteristics), the effect of aperture error due to jitter can be treated like the
jitter noise for the overall TI-ADC. However, due to clock skew, the sampling instances
will vary for each of the channel and is represented as [5, 16]
tm = mT − rmT (2.1)
9where rm is the relative error in the sampling instant with respect to the overall sampling
period (T = 1fs ), i.e. rm =
Tskew
T . A detailed mismatch analysis using non-linear sampling
theory for TI-ADCs is provided in [5, 16], and is brieﬂy derived and re-interpreted in












Figure 2.2: Sampling of an input sine wave by a time-interleaved ADC.
Let the analog input signal to the TI-ADC, ga(t) have its Fourier spectrum given
by Ga( f ). Then the resulting Fourier transform of the output of the time-interleaved
sampling system is given by the following double-summation [16]




















which is rewritten in terms of rm to give
























Equations 2.2 and 2.3 are two generalized representations of the spectra for a non-
uniformly sampled signal [16]. If there are no channel-mismatches and timing errors
10
in the TI-ADC, then we can simplify Equation 2.3 with rm = 0, and using the result
∑e− j2π
km
M = M for k = 0,M,2M, . . ., results in the spectrum












which is same as the spectrum for a uniformly sampled signal with a time-period T .
2.2 Non-uniformly Sampled Sinusoidal
Sinusoidal signals are generally used as test input signals for ADCs and are used to char-
acterize the resulting distortion and inter-mixing in the system. Thus, it’s convenient to
derive the spectrum of a non-uniformly sampled sinusoidal signal for use in deriving
the characteristics of a TI-ADC. For a complex sinusoidal e j2π f0t , with a frequency f0,
the spectrum is given as
Ga( f ) = δ ( f − f0) (2.5)
Substituting Equation 2.5 in Equation 2.3, we get the resulting discrete-time spectrum
[16]




































then we can rewrite Equation 2.6 as [16]












Equations 2.6 and 2.8 comprise the spectral representation of the non-uniformly
sampled complex sinusoidal signal [16]. This resulting discrete-time sinusoidal repre-
sentation has the following properties [16]:
1. From Equation 2.7, it can be observed that A(k) is periodic with an index k and
a period of M. Thus, the spectrum G( f ) given by Equation 2.8 is periodic with a
period 1/T = fs.
2. A single period of the spectrum (from f = 0 to 1/T ) is comprised of M spectral
tones, separated by a frequency difference of fs/M. The main sampled signal is
located at f0 with a magnitude |A(0)|, while the mth tone is located at f0 + mM fs
with a magnitude given by |A(m)|. The TI-ADC sampled spectrum is illustrated
in Figure 2.3.
3. Note that the discrete sequence A(k) is the discrete-time Fourier transform (DFT)
of the sequence a(m) = 1Me
− jrm2π f0fs , m = 0,1, ...,M−1. Then, by using the Par-








|a(m)|2 = 1 (2.9)
The sequence a(m) represent the relative complex ratio of the mismatch tones
in the TI-ADC, located at frequencies f0 + mM fs. Also we know that for a DFT,
A(M− k) = A(k) due to the circular symmetry property [17].
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Based on the equations derived in the last section, we can now derive the effects of



















Figure 2.3: Spectrum of a non-uniformly sampled complex sinusoid.
From Equation 2.8, we can write the non-uniformly sampled spectrum for a real
input signal a0 · sin(2π fint) as













f − fin− kMT
)]
(2.11)
which implies that the spectrum of the input signal repeats at frequencies fin + kM fs,
k = 0, ...,M− 1 with a multiplier given by |A(k)| = |A∗(M− k)|, where the index k =
1, ...,M−1 corresponds to the location of the distortion tones.
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2.2.1 Path Offset Errors
Assuming that there is no phase skew (rm = 0) or gain mismatch in the TI-ADC chan-
nels but that there exist ﬁxed offsets in the channels. A distortion term due to the channel













where om is the offset for path m ∈ {0,1, ...M− 1}. Here om ∼ N(0,σo) are identical
and independently distributed random (i.i.d.) variables with Gaussian distribution and
with zero mean. Thus, the distortion due to channel offsets is not signal dependent and

















where E() is the expectation function and σ2o is the variance of the channel offsets.
From this, we can estimate the offset-limited SNDR for the TI-ADC as













which implies that a large variance in channel offsets linearly degrades the resulting
SNDR (in dB).
2.2.2 Gain Mismatch Errors
Assuming that there is only gain mismatch error in the channels of the TI-ADC and
that the phase skew and the offsets are absent, we can write the distortion term resulting
14













where am ∼ N(a,σa) are i.i.d. random variables representing the gain of each channel.
By deﬁnition, the channel gains are assumed to be normally distributed with mean a and
variance σa. From Equation 2.11 we can observe that the distortion tones are located at
the frequencies fin + k
fs
M and fs− ( fin + k fsM ), k = 1, ...,M− 1. Thus, all the distortion
tones are folded back into the Nyquist baseband from 0 to fs/2. The signal amplitude
is given by A(0) while A(m), m = 1, ..,M−1 represent the amplitude of the distortion
tones [5].

















































































Since the distortion power Pd is equal to Ptot−Ps, we can estimate the SNDR as [5]













2 − 12M (σ2a +M ·a2)
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Assuming that σa  a, we can approximate Equation 2.18 as [5]











The second term in Equation 2.19 changes by a maximum of 3 dB (or 0.5 bit) as M
ranges from 2 to ∞. Figure 2.4 plots the effective number of bits (ENOB) resulting
from the time-interleaved sampling as a function of the gain mismatch error (σa), for
time-interleaved sampling with M= 2, 4 and 8 channels and with the mean channel gain
a = 1.

















Figure 2.4: ENOB as a function of the standard deviation of the gain mismatch with M
ADCs in parallel.
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Here, we can observe that with a channel gain mismatch of 0.1%, which is the
nominal capacitance ratio mismatch in a CMOS process, the TI-ADC is limited to 10
bits in resolution [5].
2.2.3 Phase Skew Errors
Now if we assume that only clock phase skew is present across the TI-ADC channel













Again, the distortion tones appear at the frequencies fin + k
fs
M and fs− ( fin + k fsM ), k =
1, ...,M− 1, and fold back into the Nyquist baseband. Thus, the spectra of the noise
introduced due to the phase skew is discrete as opposed to the continuous (white or
with skirts) spectrum of the noise introduced due to the clock jitter. If the phase skew
errors are assumed to be Gaussian i.i.d. random variables with zero mean and a variance
σ2skew, the SNDR can be derived similarly to the gain mismatch analysis. Let’s deﬁne
the i.i.d. random variables αm = rm fin/ fs, m = 0,1, ...,M− 1 with a PDF (probability







Then, the signal power Ps is estimated as [16]


























and thus the SNDR is estimated is [16]














For a Gaussian distribution αm ∼ N(0,σ), substituting the |P(2π)| by e2π
2σ2
and then
taking Taylor’s series expansion of the log term around σ = 0 and retaining only the
ﬁrst term, we get the approximated SNDR as [16]











Now we substitute σ = finσskew, to obtain the ﬁnal SNDR relation











From Equation 2.25 we can see that the SNR drops 20 dB per decade with change
in either the signal frequency fin or the phase-skew standard deviation σskew. Thus the
degradation in the SNDR is 0.5 bit for the complete range of M, while its greater than
3.3 bits per decade increase in fin or σskew. Figure 2.5 plots the effective number of bits
(ENOB) resulting from the time-interleaved sampling as a function of the phase skew
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(σskew), for input signal frequencies of 10 MHz, 100 MHz and 1 GHz. Here, for each of
the plots the equivalent clock rate ( fs) of the TI-ADC is such that the Nyquist sampling
criterion is satisﬁed, i.e. fs > 2 fin, while each of the 8 channels operate at a clock rate
of fs/8. Assuming a nominal phase skew of 10 ps, we can not expect more than 10
bits of resolution with fin = 10 MHz and a resolution of 7 bits at fin = 100 MHz. Thus























Figure 2.5: ENOB vs clock phase skew for an eight-channel time-interleaved ADC.
Here, fs > 2 fin, and the ENOB is independent of the sampling frequency.
2.2.4 Errors Due to Bandwidth Mismatch
A commonly ignored but rather important source of error in time-interleaved systems
results due to mismatch in the bandwidth of the channels [18]. A typical example of
a situation with bandwidth mismatch is of the time-interleaved track-and-hold (T/H)
circuits. Each track-and-hold has a ﬁrst-order response set by the switch on-resistance
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(Rsw) and the hold capacitance (CH). The RswCH time-constant sets the frequency re-
sponse of the T/H and any mismatch in the RswCH product will cause bandwidth mis-
match across the channels. The bandwidth mismatch causes AC gain and phase mis-
match in the sampled signal in each of the channels. The phase mismatch introduced
due to the bandwidth mismatch is a non-linear function of the input frequency. The
reader is referred to [18] for analytical expressions derived for the SNDR due to the
bandwidth mismatch in time-interleaved systems.
2.3 Oversampling in Time-Interleaved ADCs
Note that the distortion tones due to the path-mismatches in a TI-ADC appear at fin +
k fsM and fs− ( fin + k fsM ), k = 1, ...,M− 1, i.e. at a separation of fs/M from the input
frequency. Now if we have the situation where fin ≤ fs2M implying an oversampling by
M, we can avoid the appearance of these distortion tones in the signal band. However, in
that case we lose the advantage of M-fold increase in conversion bandwidth obtained by
employing time-interleaving although there is an increase in resolution by 0.5 · log2 (M)
bits due to reduction in the quantization noise after ﬁltering. Also, the oversampling
ratio (OSR) can not be less than the number of paths M for a distortion free baseband
i.e. OSR ≥M. The distortion tones can be ﬁltered out by digital ﬁlters resulting in an
1
2 log2(OSR) bit increase in resolution. We will revisit the effects of channel mismatch
errors in a time-interleaved delta-sigma ADC in Chapter 3, where the quantization noise
folds back into the baseband due to the channel mismatch errors and thus degrading the
SNDR [5].
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2.4 Randomization and Calibration
The effects of channel mismatches can be reduced by employing randomization across
the M parallel paths. By randomly selecting the channel to convert a given sample,
the correlation between the input signal and the channel mismatch is reduced and the
energy of the distortion tones is spread across the frequency band from 0 to fs, and thus
raising the noise ﬂoor [19]. A background calibration scheme can also be employed to
improve the performance of time-interleaved Nyquist rate ADCs by mitigating offset
and gain errors [20, 21]. However the distortion induced by phase skew is difﬁcult to
reduce by calibration as the calibration algorithms can not be run in background and
require a rather complicated implementation [5].
2.5 Conclusion
In this chapter, the offset, gain-mismatch, phase-skew and bandwidth mismatch errors
resulting from the time-interleaving of ADCs were discussed and their analytical results
were presented. Amongst the errors introduced due to time-interleaving, the distortion
due to clock phase-skew is the most detrimental to the resulting SNDR and can not be
easily mitigated by calibration.
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CHAPTER 3 WIDEBAND ANALOG-TO-DIGITAL CONVERTERS
This chapter discusses the issues involved with high-resolution and wideband data con-
version using Nyquist rate ADCs in nano-CMOS technologies. Delta-sigma modulation
based ADC architectures are gaining prominence due to their lower requirement on op-
amp gain and component matching requirements although their conversion bandwidth
is limited as they employ oversampling. A brief exposition on delta-sigma modulators
is provided and later modulation based parallel delta-sigma modulators are discussed
which can potentially lead to Nyquist-rate data conversion.
3.1 Digital Calibration of ADCs
For conversion speeds of up to 100 - 200 MHz with resolution greater than 10 bits, the
pipelined ADC has been the preferred architecture for wideband wireless, instrumenta-
tion and data acquisition applications. In the nano-CMOS processes, the performance
of the pipelined ADC is constrained by the capacitor mismatch, ﬁnite op-amp gain
and op-amp nonlinearity. This results from the fact that it is becoming challenging to
design op-amps exhibiting high gain and wide swing in nano-CMOS. The capacitor
mismatch and ﬁnite op-amp gain in the pipelined stages (called a multiplying digital-
to-analog converter or simply MDAC) introduce a residue gain error while the op-amp
non-linearity results in a non-linear component in the input/output characteristic of the
MDAC stage. Recently there has been an emphasis on employing digital calibration to
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correct the gain errors and nonlinearity in the pipelined ADC stages. Here, we brieﬂy
discuss a representative calibration scheme presented in [1].
The example MDAC is shown in Figure 3.1 and its input/output relation is derived





















where ε is the mismatch in the capacitor ratio, f (·) represents the input/output charac-
teristic of the op-amp in closed loop, Vin is the MDAC input voltage, Dout is the digital
output of the sub-DAC, Vout is the residue of the stage, and VREF is the reference used
for comparison. Here, C1 = C (1+ ε), C2 = C (1+ ε) and Cp is the effect of the input
capacitance of the op-amp. Using this model, the approximate input of the MDAC can
be estimated by the third order polynomial given by [1]






















Figure 3.1: A 1.5-bit pipelined stage (MDAC) [1].
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The digital calibration scheme employed in this 14-stage pipelined ADC is shown
in Figure 3.2. The coefﬁcients wj’s account for the capacitance mismatch for each of
the MDAC stages. The digital calibration estimates the values for α1, α3, and wj for
each of the MDAC stages using a least mean square (LMS) adaptive algorithm. The
calibration algorithm recursively starts by calibrating the last (and the least critical)
stage. The calibrated stages together form an ideal back-end ADC and are used for
calibrating the next stage in the sequence. The adaptive function (α1DBK + α3D3BK)
estimates the approximate input voltage Vin,appx for each of the stages and undoes the
nonlinearity g(x) introduced by the stage. For the LMS algorithm, a predeﬁned digital
training input set called Dcal is employed. A reference DAC is used for generating the
analog input vin from Dcal vectors. The sum of all the adaptive function outputs and
the weighted MDAC outputs is called Dtot . The difference Dcal−Dtot acts as the error
term for the LMS engine, and its mean squared value is minimized for the pipelined
ADC in a recursive manner. For further details on the calibration algorithm the reader
is referred to [6]. Other recent examples of digital calibration of pipelined ADCs are
available in [7, 22].
It is evident from the example of a pipelined ADC calibration scheme that the com-
plexity of the system is increased by the need to accurately calibrate each of the MDAC
stages. In order to realize such calibration schemes, precise back-end ADC and DACs
are required for the digital correction of individual pipelined stages. It can be seen in
this example that any error in the back-end ADC stages will cascade across the cali-























Figure 3.2: Diagram showing the concept of digital calibration of a pipelined ADC in
[1].
schemes is an important concern. Furthermore, besides developing proven digital cali-
bration schemes for pipelined ADCs with good convergence, it is imperative to explore
wideband ADC architectures which are inherently tolerant to device mismatches and
lower op-amp gain with the continued scaling of CMOS technology.
3.2 Delta-Sigma Modulation
Oversampling or delta-sigma ADCs trade sampling frequency with the signal band-
width to achieve much higher signal-to-noise ratio (SNR) [13, 23]. Figure 3.3 illustrates
the motivation behind the delta-sigma modulation (DSM). Here, a low-resolution ADC
and DAC (1-bit quantizer in this case) are employed in a feedback loop along with a
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loop-ﬁlter, H(z). The modulator employs oversampling, i.e. the sampling frequency is

























Figure 3.3: Block diagram of an ADC employing Delta Sigma Modulation.
The DSM loop shapes the quantization noise, Qe(z), and moves it to a higher fre-
quency away from the baseband signal bandwidth. The noise-shaping occurs due to the
differentiation of the quantization noise in the feedback loop, which in the frequency do-
main leads to high-pass ﬁltering. The noise-shaping results in lower quantization noise
in the signal bandwidth and the modulated noise can be ﬁltered out digitally leading
to a much higher signal to quantization noise ratio (SQNR). Thus, much of the analog
signal processing is transferred to the digital domain. This is favorable in nano-CMOS
as with scaling the digital circuitry is cheap, consumes lower power and is generally
automatically synthesized [13]. Next, the ﬁrst- and second-order switched-capacitor
delta-sigma modulators are brieﬂy discussed to provide a background for the ﬁrst- and
second-order KD1S modulators.
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3.2.1 First-order Delta-Sigma Modulator
Figure 3.4 shows the block diagram of a discrete-time ﬁrst-order delta-sigma modulator
(DSM). The DSM consists of a difference (Delta) block, a delaying discrete time inte-













Figure 3.4: Block diagram and noise transfer function of a ﬁrst-order delta-sigma mod-
ulator.
Figure 3.5 shows the switched-capacitor implementation of a ﬁrst-order DSM. The
integrator is implemented using an op-amp and the single-bit quantizer is implemented
with a clocked comparator. The integrator and the comparator are clocked on the op-
posite phases φ1 and φ2 respectively and each of them settle within Ts/2(= 1/2 fs) time
interval, where fs is the sampling clock rate. In this DSM (see Figure 3.5), the output
of the integrator is picked up by the comparator at phase φ1 and quantized in half clock
cycle. This quantized digital output is subtracted from the input signal (sampled-and-
held at phase φ1) and passed onto the integrating op-amp. The integrator integrates
this feedback error (vin[n]− y0[n]) during phase φ2, and the output of the integrator is
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Figure 3.5: A ﬁrst-order discrete-time delta-sigma modulator.
The relation between the input and output of the ﬁrst-order DSM is given as
Y (z) = z−1Vin(z)+(1− z−1)Qe(z) (3.3)
The signal transfer function (STF(z)) is equal to z−1, which is just a unit delay. The
noise transfer function (NTF(z)) is equal to (1− z−1) which implies ﬁrst-order differ-
entiation of the quantization noise. The NTF can be expressed in frequency domain
as






Thus, effectively the quantization noise is differentiated and pushed out of the input
signal band. After digital ﬁltering using an ideal lowpass ﬁlter, the resulting SNR can
be speciﬁed as a function of the oversampling ratio by the expression [13]
SNR = 6.02N +1.76−5.17+30 · log10(OSR) (3.5)
This increase in SNR leads to the effective bit resolution given by
Ne f f = N−0.566+1.5 · log2(OSR) (3.6)
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where N is the resolution of the quantizer. This can be interpreted as an increase in 1.5
bits per doubling in OSR. For example, by employing a single bit quantizer and an OSR
of 64, 10-bits of resolution can be obtained with a ﬁrst-order DSM.
The delta-sigma feedback loops are insensitive to device mismatch and nonlinearity
in the forward path due to the high loop gain at the lower frequencies. The op-amp DC
gain can be as low as the modest value of OSR and its unity gain frequency ( fun) can be
comparable to the sampling frequency (i.e. 3 fs for 99.9% settling). This leads to high
SNR at very high sampling frequencies and in presence of large device mismatches.
Here, the feedback DAC realized by the single-bit quantizer output is inherently linear.
3.2.2 Second-Order Delta-Sigma Modulator
The noise-shaping concept of the ﬁrst-order DSM can be extended to higher-orders
by incorporating higher-order loop ﬁlters. Figure 3.6 shows the block diagram of a
discrete-time second-order DSM. The relation between the input and output of the
second-order DSM is given by
Y (z) = z−2Vin(z)+(1− z−1)2Qe(z) (3.7)
Here, the STF is equal to z−2 and the NTF is equal to (1–z−1)2 which implies double
differentiation of the quantization noise. After the digital ﬁltering using an ideal low-
pass ﬁlter, the resulting SNR is given as the function of the oversampling ratio by the
expression [13]
SNR≈ 6.02N +1.75−12.9+50 · log10(OSR) (3.8)
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This increase in SNR leads to the effective bit resolution given by
Ne f f = N−1.85+2.5 · log2(OSR) (3.9)
Therefore, the second-order noise-shaping results in an increase in 2.5 bits per doubling
in OSR. Moreover, by employing a single bit quantizer and an OSR of 64, 16 bits











Figure 3.6: A discrete-time second-order DSM.
A switched-capacitor implementation of second-order DSM is shown in Figure 3.7.















Figure 3.7: A switched-capacitor implementation of the second-order DSM.
Figure 3.8 compares the NTF of the ﬁrst and second-order DSMs on a log-log plot.
The second-order NTF has a slope of +40 dB/dec as compared to 20 dB/dec for the
ﬁrst-order DSM. As a consequence, the modulation noise is reduced in the signal band
leading to higher SNR after digital ﬁltering. The second-order noise-shaping concept
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can be extended to even higher-orders (M > 2). An Mth-order noise-shaping loop results
in an increase in a bit resolution of (M+0.5) per doubling in OSR. Even though higher-
order noise-shaping is preferred for higher bit resolution, the stability of the modulator
becomes conditional with higher out-of-band (OBG) gain in the NTF. An empirical rule











Figure 3.8: Comparison of the NTFs of ﬁrst and second-order DSMs.
Recently there has been a spate of reporting of delta-sigma ADCs, both discrete-
time and continuous-time, with increasing signal bandwidth and resolution. Continuous-
time DSMs with low oversampling ratios (OSR) have been preferred for wideband data
conversion (e.g. 20 MHz bandwidth at 420 MHz sampling rate) due to lower bandwidth
requirements on the op-amps and inherent anti-aliasing [11]. Thus use of delta-sigma
modulation (DSM) is favorable for data-conversion as the feedback desensitizes the
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device mismatch in nano-CMOS processes. Also, with DSM, the complexity is trans-
ferred from the analog domain to the digital, which is favorable in nano-CMOS pro-
cesses [13, 23, 25]. However, due to oversampling the delta-sigma ADCs are narrow-
band and the signal bandwidth is limited to
BW ≤ fs
2 ·OSR (3.10)
It is obvious that the conventional delta-sigma ADCs can not achieve Nyquist-rate sam-
pling as desired for wideband digitization. The following section considers this problem
and proposes new wideband DSM architectures.
3.3 Prior and Current Art in Wideband Delta-Sigma Modulators
Several approaches have been proposed in the literature to increase the conversion band-
width of the delta-sigma ADCs. The dominant wideband topologies are discussed in
this section along with their limitations.
3.3.1 Double-Sampling DSM
Double-sampling is a straightforward technique to double the effective sampling rate of
the delta-sigma modulator without increasing the clock frequency [26, 27, 28, 29, 30].
In the conventional switched-capacitor delta-sigma modulators seen in Figures 3.5 and
3.7, the input is sampled during the phase φ1 and then the comparator quantizes the
integrator’s output (quantization phase) while during the phase φ2 integration is carried
out (integrating phase). Thus the integrator operates only during half the clock period
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(Ts/2 duration) and is idle during the other half. Double-sampling is employed to double
the effective clock-rate of the modulator by making the integrator operate during both
the clock phases. As shown in Figure 3.9, the input is sampled at both the clock phases,
and the feedback signal is transferred to the integrator on the rising as well as the falling

























Figure 3.9: A ﬁrst-order delta-sigma modulator employing double-sampling.
Two comparators are employed on both the clock phases resulting in an effective
clock-rate of 2 fs. However, since the signal for each of the paths is fed back after a
loop-delay equal to Ts, double-sampling leads to two bulges centered at fs/2 and 3 fs/2
in the NTF response with a dip at fs/2. The resulting spectrum for a double-sampling
ﬁrst-order DSM, simulated in Spectre is shown in Figure 3.10. Here, the modulator is
clocked with a clock frequency of fs = 100 MHz, a comparator delay Tc equal to 5ns,
the op-amp’s unity-gain frequency, fun = 3 · fs = 300MHz and an oversampling ratio
of OSR = 16. Note that in this case the comparator in the ﬁrst path is clocked with
the phase φ1, allowing the integrator half-clock period (Ts/2) to settle. Since the loop




as observed in the Figure 3.10.The resulting SNDR is equal to 33 dB or 5.20 bits in
resolution.
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Figure 3.10: Spectrum (linear and log frequency) for a double-sampling ﬁrst-order
DSM with fs = 100 MHz, Tc = 5 ns, op-amp fun = 3 fs = 300 MHz,OSR=
16, and BW = 6.25 MHz.
Noise Folding in Double-Sampling DSM
A disadvantage of double-sampling is that it is sensitive to mismatch between the two
signal paths, which causes quantization noise to fold from the frequencies close to the
Nyquist frequency into the signal band and thus increases the noise ﬂoor. This increases
the in-band noise (IBN) which in turn limits the achievable SNDR from the modulator
[26].
A path mismatch arises from the fact that the two input sampling capacitors, C1
and C2 in Figure 3.9 are not perfectly matched when these capacitors are fabricated on
a chip. Typically in a modern CMOS process, the standard deviation of the capacitor
mismatch (σcm) ranges from 0.1% to 0.3% [31]. Then the path mismatch induced due
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Because of this path mismatch, the input to the sampling integrator in the modulator
undergoes amplitude modulation (AM) with a frequency of fs/2. Furthermore, due
to the amplitude modulation, the shaped quantization noise at the frequency fs/2 is
frequency translated to the baseband, and this effect is called the noise folding. The
analysis of noise folding is presented as follows. Consider the equivalent block diagram






















Figure 3.11: Signal ﬂow diagram for a double-sampled DSM. (a) case without the path
mismatch, and (b) with the folded noise due to the path mismatch.
Now, let’s deﬁne the average value of the sampling capacitors as C0 = (C1 +C2)/2.
The mismatch ratio is given by the Equation 3.11. Then the output of the discrete-time
delaying integrator is given by the relation [26]
vout [n] = vout [n−1]+ C0CF (1+(−1)
n δ )(vin[n−1]− v2[n]) (3.12)
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where the (−1)n term appears from the fact that the input sampling capacitors (C0 (1+δ )
and C0 (1−δ )) are used on the alternating clock phases. Here, v2[n] is the signal fed
back to the modulator and subtracted from the input. Equation 3.12 can be re-written
as [26]





where the equivalent noise (veq) added due to the amplitude modulation is given by
veq[n] = (−1)n δ · (vin[n−1]− v2[n]) = (−1)n δ · v3[n] (3.14)
Here, v3[n] = vin[n−1]− v2[n] is the equivalent signal at the input of the integrator
as seen in Figure 3.11). Taking the z−transform of v3[n], we get
V3(z) = z−1V1(z)−V2(z) (3.15)
The signalV3(z) ≈ z−1NTF(z)Qe(z) contains the shaped quantization noise fed back to
the input of the modulator. Now, realizing the fact that the amplitude modulation of v3
by (−1)n in Equation 3.14 is equivalent to modulation by the signal
(−1)n = cos(nπ) = cos(2π f/ fs)| f= fs/2 (3.16)
which translates the noise peak at the frequency fs/2 to the baseband leading to the









(−z)−nv3[n] = δ ·V3(−z) (3.17)
the AM by fs/2 is equivalent to a z−domain substitution z→ z−1. Thus in Figure 3.11
(b), the folded noise δ ·V3(−z) has been shown to be added at the input of the integrator.
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This raises the in-band noise ﬂoor by an amount depending upon the capacitor mismatch
coefﬁcient δ and limits the effective resolution (ENOB) achievable by the modulator.
The equation governing the noise-shaping behavior of the DSM with noise folding is
now given as [26]
Y (z) = STF(z)Vin(z)+NTF(z)Qe(z)+STF(z)Veq(z)
≈ STF(z)Vin(z)+NTF(z)Qe(z)+δ · z−1NTF(−z)Qe(−z) (3.18)
Figure 3.12 illustrates the noise-folding effect in a double-sampling modulator. Due
to the signiﬁcant reduction in SNDR as a result of quantization noise folding into the
baseband, the simple double-sampling structure seen in Figure 3.9 is avoided [32]. The
effects of noise folding are mitigated by employing bilinear integrator topologies with
























Figure 3.12: Noise folding effect due to the path-gain mismatch in a double-sampling
DSM. (a) Gain mismatch effect on the input path, (b) Gain mismatch
effect on the feedback path where the quantization noise is folded back
into the signal band.
3.3.2 Time-Interleaving of Delta-Sigma Modulators
The time-interleaving concept used for the Nyquist-rate ADCs can be extended to the
delta-sigma modulators as shown in Figure 3.13. A straightforward time-interleaving of
the delta-sigma modulators only achieves a 0.5 bit of gain in resolution (3 dB SNR) per
doubling in the number of paths. Also, interleaving of Kpath delta-sigma modulator does
not produce true-noise-shaping in frequency where the quantization noise is moved all
the way up to the frequency Kpath fs/2. Instead we observe noise-shaped ripples in the
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noise transfer function (NTF) of such a modulator with peaks at odd multiples of fs/2





















Figure 3.13: A time-interleaved delta-sigma modulator array.
The ripples in the time-interleaved DSM arise due to the fact that the feedback signal
in the delta-sigma loop arrives back to the input only after a delay of Ts(= 1/ fs). For a
parallel DSM, the K-paths are mutually exclusive and typically require Kpath different
set of integrators and comparators which results in much higher power consumption
and layout area. Also, the time-interleaved DSM is plagued by the channel mismatch





Figure 3.14: Noise-shaping for a K-path interleaved delta-sigma modulator.
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In order to achieve true noise-shaping with interleaving of delta-sigma modulators,
the loop delay of the modulator must be equal to Ts/Kpath. Thus the delta-sigma mod-
ulators do not time-interleave like their Nyquist rate counterparts.
3.3.3 Parallel Delta-Sigma Modulators
In the last section we observed that the most simplistic time-interleaving of multiple
delta-sigma modulators results in only 0.5 bit increase in resolution when the same
bandwidth is considered as the single DSM. An alternative architecture called modula-
tion based parallel architecture which can achieve Nyquist-rate conversion [8, 33, 34,
35]. The block diagram of the modulation-based parallel DSM is shown in Figure 3.15.
In this architecture, M- DSMs are connected in parallel and the input is modulated
by the vector sequence u[n] = ur,〈n〉M and is applied to the modulator array. The modu-
lated signals are then ﬁltered by the digital ﬁlter with an impulse response given by h[n]
and the ﬁlter outputs are demodulated by the sequence u∗[n] = u∗〈n〉M . Here, r denotes
the row in the modulator array and 〈n〉M denotes the sequence in time generated by
the modulo operation with a base M. The terms in the sequence u[n] = ur,<n>M are the
elements of a unitary matrix U ∈ CM×M (i.e. U∗U =UU∗ = IM) . The summation of






















Figure 3.15: A generalized block diagram of the parallel delta-sigma ADC employing
modulation.
Let the digital ﬁlter with impulse response h[n] be a real FIR (ﬁnite impulse re-
sponse) ﬁlter of length (2L+ 1) and have a delay d. Then, the output of the ADC is

















ur,〈n−k〉M ·u∗〈n+d−k〉M ,r (3.19)
Since the sequence ui, j are the elements of a unitary matrix, the summation∑M−1r=0 ur,〈n−k〉M ·






h[k] · x[n− k] ·CM(k) (3.20)
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Now, for the parallel ADC to be Nyquist-rate ADC, we should be able to segregate
the individual channel outputs without any interference between the M channels in the
parallel ADC. This leads to the restriction on the digital ﬁlter that h[n] = 1 for n = 0 and
that h[n] = 0 for 〈n〉M = 0. Three parallel ADC architectures are available in literature
based on three type of unitary matrices: the identity matrix, the DFT matrix and the
Hadamard matrix. Here, we describe the Hadamard modulation based parallel ADC.


















The advantage of using Hadamard matrix for modulation is that its coefﬁcients are
made up of +1 and −1, which can easily be implemented in switched-capacitors by
selectively passing or switching the fully-differential signals based upon the modula-
tion sequence. From the ﬁlter description, the resulting quantization noise power is




























which implies that for every doubling in the number of channels (M) the ADC resolu-
tion increases by L bits, where L is the order of the modulator. The limitations of the
modulation based parallel delta-sigma ADC include :
1. Large area and power requirements as M identical slower delta-sigma modulators
are employed.
2. The requirements on the digital ﬁlters h[n] are stringent, resulting in a large layout
area and signiﬁcant power consumption.
3. Gain and phase mismatch across the parallel channels introduces errors causing
a reduction in the SNDR. Randomization and digital calibration is generally em-
ployed to reduce the distortion.
A parallel ADC architecture based upon the concept of ﬁlter banks, called frequency
band decomposition (FBD) ADC, is shown in Figure 3.16 [8]. Here, each of the parallel
channels converts a different band of frequency and thus covering the whole Nyquist
spectrum. The signal path in each of the parallel channels is comprised of a band-
pass delta-sigma modulator (low-pass modulator for the ﬁrst channel and a high-pass
modulator for the last channel) followed by a corresponding digital ﬁlter that ﬁlters out











Modulator Bank Digital Filters
Figure 3.16: Block diagram of a four-channel parallel delta-sigma modulator employ-
ing frequency band decomposition.
For a FBD parallel ADC with M channels employing Lth order modulators resulting









which implies that for every doubling in the number of channels (M) there is an increase
of L bits in resolution. The FBD ADCs are relatively insensitive to channel mismatch.
However, it is challenging to design the FBD ADC as each of the channel employs a
completely different modulator and digital ﬁlter.
A few other parallel delta-sigma modulators employing polyphase ﬁlter decompo-
sition were presented in [36, 37]. Again, these topologies suffer from the drawbacks of
M-fold increase in layout area and power consumption. Also implementation of such
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polyphase decomposition topologies beyond four channels becomes very complicated
and cumbersome.
3.3.4 Wideband Continuous-Time Delta-Sigma Modulators
Continuous-time delta-sigma modulators (CT-DSMs) with low oversampling ratios (OSR)
have recently become popular for implementing wideband, high-resolution, ADCs for
wireless communications [9, 38, 39, 40]. In a CT-DSM, the loop ﬁlter is implemented
using continuous-time circuitry (see Figure 3.17), which results in signiﬁcantly lower
power consumption when compared to its switched-capacitor counterpart. Moreover,
since the sampling takes place at the quantizer instead of sampling at the front as in
the case of the discrete-time DSM, the loop ﬁlter also doubles as an anti-aliasing ﬁlter
(AAF). This inherent anti-aliasing feature is favorable in wireless applications where
the integration of an additional AAF is avoided and the noise ﬁgure requirements in the










Figure 3.17: Block diagram of a continuous-time delta-sigma modulator. Here the
feedback DAC pulse shape is shown as a generic rectangular pulse with
excess loop delay (α), encountered in practical CT-DSM designs..
A recent example of a wideband CT-DSM architecture can be found in [9, 10]
and illustrated in Figure 3.18. In this architecture, a single-loop modulator with ﬁfth-
order was chosen for aggressive noise-shaping with careful consideration for stability.
A multi-bit quantizer with 11 levels was employed to optimize the out-of-band gain
(OBG) of the NTF with respect to the power consumption and SQNR. A feed-forward
type architecture was employed as the output swing of the feed-forward loop-ﬁlter is
much smaller than the in the distributed feed-back architecture. This reduces the power
consumption and enhanced the gain (and thus linearity) in the critical ﬁrst stage inte-
grator in the loop-ﬁlter. The disadvantage of the feed-forward type topology are that it
requires a fast multi-input adder just before the quantizer which increases the forward
path delay and consumes additional power. Another disadvantage of the feed-forward
architecture is that it usually leads to an out-of-band peaking in the STF, which allows
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Figure 3.18: The architecture of a wideband continuous-time delta-sigma modulator
for wideband data conversion.
A major consideration in the CT-DSM is the loop stability in the presence of excess
loop delay due to the bandwidth limitations of the CT loop-ﬁlter. In [10], it was ob-
served that the loop-stability is more sensitive to the ﬁrst several samples of the loop’s
impulse response than the later ones. From this it can be concluded that the equivalent
bandwidth of the low-order loops in the modulator, which contribute to the ﬁrst few
samples, is more critical than that of the higher-order loops. Thus an additional feed-
back DAC (i.e. DAC2) is employed to force the last integrator to form a ﬁrst-order loop
and alleviate the gain and bandwidth requirement on the ﬁrst critical integrator. The
feedback DAC, DAC3, is used for excess delay compensation by having a direct path
from the quantizer output to the loop-ﬁlter’s output. A multi-bit quantizer with NRZ
pulse shaping is usually employed to minimize the jitter sensitivity of the modulator
[42]. Also, the extra feed-in branches from the input eliminate the out-of-band STF
peaking.
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The DSM in [10] has reported a measured SNDR of 56 dB (or 9 bits in resolution)
for 20 MHz conversion band with an OSR of 8. The power consumption of this modula-
tor is 18 mW which results in a ﬁgure-of-merit (FoM) of 0.87 pJ/conversion [10] . Thus
a careful and calibrated optimization on the various modulator parameters is employed
to obtain wideband data conversion with low power consumption using continuous-time
circuitry. Low OSR cascades (MASH) of CT-DSM are also being considered in the lit-
erature for achieving aggressive noise-shaping with lower order loops to alleviate the
loop stability concerns [41, 43, 44]. Wideband low-power CT-DSM design and their
computer-aided design (CAD) and simulation are promising topics for research.
3.4 Conclusion
Pipelined ADCs have traditionally been used for achieving a moderate resolution of
10-12 bits with up to 100-200 MHz conversion bandwidth. With continued scaling,
the design of pipelined ADCs has become challenging due to the lower op-amp gain
and nonlinearity. Digital calibration algorithms are being employed to mitigate the mis-
match and non-linearity in the pipelined ADCs and thus leading to complicated system
implementations. Delta-sigma modulation-based ADCs are the favorable architecture
for data conversion in nano-CMOS but are limited to lower conversion bandwidths due
to oversampling. Double-sampling is employed in discrete-time DSMs to double the
effective sampling rate. However, the problem of noise folding in the double-sampling
modulators must be mitigated by careful circuit design. Simple time-interleaving of
DSMs does not lead to a useful increase in conversion bandwidth as the loop-delay is
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not improved with interleaving. Modulation based parallel DSMs have been proposed
for achieving Nyquist-rate data conversion, but such architectures suffer from channel
mismatch errors and entail large power consumption due to component multiplication.
On the other hand, continuous-time DSMs have made signiﬁcant progress in achieving
low-power wideband data conversion but are still short of the conversion bandwidths
obtained by the pipelined ADCs.
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CHAPTER 4 THE K-DELTA-1-SIGMA MODULATOR
A new topology called K-Delta-1-Sigma (KD1S) was disclosed in [12] to achieve wide-
band noise-shaping using time-interleaved sampling and a shared integrator. This chap-
ter investigates the performance of the ﬁrst-order KD1S modulator and analyzes the
effects of component idealities in a practical design. The analytical results developed
in this chapter will be applied to the higher-order KD1S modulators developed in sub-
sequent chapters.
4.1 Switched-Capacitor Integrator (SCI) Dynamics
In order to understand K-path switched-capacitor dynamics, it is instructive to revisit
the transient dynamics of a conventional single-path switched-capacitor integrator. Fig-
ure 4.1 shows the schematic of a switched-capacitor integrator (SCI) along with the


















Figure 4.1: A switched-capacitor integrator and the waveforms showing its transient
dynamics.
The speed and settling characteristics of the SCI are governed by the op-amp used in
the integrator. Assuming a single-stage op-amp, the unity-gain frequency of the op-amp





where gm is the transconductance of the input diff-pair of the op-amp andCL is the total
load capacitance loading the op-amp. For, a two-stage op-amp the load capacitance
should be replaced by the compensation capacitance CC [5] in Equation 4.1. The load





where Cin2 is the input capacitance of the stage following the SCI and Cp is the net
parasitic capacitance at the input of the op-amp in the SCI. The 3-dB frequency of the
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SCI is estimated as
f3dB = β fun (4.3)
















Since the settling time of the SCI depends upon how fast the op-amp current charges
the load capacitances, the time constant (τ) for the ﬁrst-order settling of the integrator





The input vin is sampled on to the capacitor CI during the sampling phase (φ1 is high).
During the integration-phase (φ2 is high), a fraction of the sampled input vin[(n− 12)Ts]
is transferred to the node vx due to charge-sharing. Next, the op-amp acts to settle the
node vx back to VCM by transferring charge to the integrating capacitor CF . During the
transient settling, a displacement current ﬂows in the capacitors which is given by







Also we have, vx[nTs] = vin[(n− 12)Ts] =V0 (say), which is sampled on the input capaci-
tor (CI) during the clock phase φ1, and transferred to node vx on the rising edge of phase
φ2. This charge transfer leads to a sudden jump (or fall) in the node vx by the amountV0,
52
which gradually decays with the time-constant τ . During this time, when the spike on
vx decays, the charge is transferred to the output with the same time-constant and even-
tually the output of the integrator moves by the amount vout = CICFV0. These transient








If the clock rate is fs then at the end of the half clock phase, the values of vout and vx
are given as








where the settling factor α0 is given as
α0 = e−2πβ funTs/2 = e−πβ fun/ fs (4.10)
and the integrator gain is deﬁned as GI =CI/CF .
We can observe that for the op-amp unity-gain frequenct fun = ∞ and the DC gain
AOL = ∞, we have α0 = 0, which implies that the integrator settles instantaneously and
100% of the input charge is transferred to the output. As fun becomes comparable to fs,
the amount of settling decreases. For β = 0.5 and 90% transient settling
fun =− ln(α0)πβ fs = 1.5 fs (4.11)
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Similarly for 99% settling we require fun = 3 fs. In general, for N-bits resolution, the










Thus for an SCI all we need to remember is that after the end of transient settling, vx
becomes α0vin[nTs] and vout changes by (1−α0)GIvin[nTs]. Also, we have the relation
vout = (1−α0)α0 GIvx (4.13)
4.2 The K-Path Switched-Capacitor Integrator (K-SCI)
In a discrete time realization of a delta-sigma modulator, using switched-capacitors,
the maximum attainable oversampling clock rate is limited by the op-amp settling re-
quirements. The op-amp settling error increases exponentially with a decrease in fun/ fs
ratio. The K-path switched-capacitor integrator increases the sampling rate of the con-
ventional SC Integrator by Kpath times, without any increase in op-amp settling require-
ments. The proposed integrator employs K-parallel switched-capacitors operating on



















































Figure 4.2: A K-path switched-capacitor integrator with a shared op-amp with the as-
sociated time-interleaved clocking scheme. A concise graphical represen-
tation for the K-SCI is shown in the inset.
In this integrator, for each of the switched-capacitor sections, the sampling and the
integrating phases last for a time interval equal to Ts/2, i.e. half the clock period. Here,
the unity-gain frequency, fun, of the op-amp can be as low as 3 fs = 38 fs,new for 90%
settling for each path.
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The discrete-time dynamics of the SC K-path integrator can be understood as fol-
lows. The input signal for a path is sampled on the falling edges of the 8-phase clock
(say φ1−1 for the ﬁrst path). This is followed by the rising edge of the phase φ2−1, when
the capacitor (CI) with the charge proportional to the sampled input is connected to the
integrator. Note that, at a particular instance four (i.e. Kpath/2) sampling capacitors are
connected to the integrator through the switches. Now, if the time interval between the
rising edges of the 8-phase clock is much larger than the switched-capacitor charging
time, charge sharing will occur amongst the four capacitors connected to the integrator’s
input node (vx). After charge sharing, the integrator’s output will change corresponding
to the initial-push delivered by the partial settling of the integrator. The charge spread-
ing effects are illustrated in Figure 4.3. In this discussion, it has been assumed that there
is no slewing in the integrator and the settling is linear. Also, the DC gain of the op-amp
is assumed to be large enough to avoid settling error.
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Figure 4.3: Illustration of charge-spreading and the equivalent ﬁltering action in a K-
path SCI.
The idea here is to emulate the operation of an ideal integrator without utilizing
a faster op-amp for the high-speed integrator. Let the shared input node, vx, of the
integrator has a voltage equal to v0 at time t = 0–. At this instance, input voltage
vin[0] is sampled on the input capacitor (CI) in the ﬁrst path with the falling edge of
phase φ1−1. Then, at t = 0+, when φ1−1 goes high, charge sharing occurs amongst the
capacitors of the paths enumerated 0, 5, 6 and 7. The resulting voltage on node vx just
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after charge sharing is given as







Now this voltage spike on the node vx will decay over the time-slice Ts,new(= Ts/K) and
will be reduced to α0vx[0] (see Equation. 4.13). The coefﬁcient α0 represents the initial
‘push’ rendered by the partial settling of the integrator. Thus after one time-slice, we
have







Let the initial condition v0 = 0. Then, after dropping the term Ts/K and using only the
discrete-time indices, we get






























































Now, there will be a transfer of charge from the Kpath/2 capacitors attached to the node





























where the op-amp settling factor α0 = e
−πβ funKpath fs and the additional pole location is





α0. This is equivalent to an ideal discrete-time integrator




The K-path integrator acts like an integrating lowpass ﬁlter and is subsequently used
in K-path noise-shaping DSMs. We can observe that as the number of paths increases,
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the DC gain of the charge-spreading ﬁlter W (z) becomes





(1−α0) = 1 (4.24)
which implies that almost all of the input charge sampled on each of the input capacitors
is eventually transferred to the integrator output, even for low values of the settling
factor α0. This is the principle reason behind using the K-path approach rather than
employing a single-path DSM at K fs clock frequency with partial settling of (1−α0).
Figure 4.4 shows the magnitude response of the K-SCI (H1(z)) for Kpath = 8, β = 0.5
and fun = 1.5 fs. Also, the magnitude responses of the charge-spreading ﬁlter,W (z), and
the ideal integrator H(z) are plotted. Here, we can observe that the K-SCI’s magnitude































Figure 4.4: A plot showing the K-path integrator magnitude response for fun = 1.5 fs.
Here, H(z) is the near-ideal integrator response,W (z) is the response of the
charge spreading ﬁlter and H1(z) =W (z)H(z) is the response of the K-path
integrator.
Thus, the K-path SCI implements a faster integrator with near ideal performance
with much lower op-amp gain-bandwidth requirements. The transient operation of the







Integrator input and output
Figure 4.5: Transient simulation of a K-path integrator showing the integrator input
and output, the op-amp summing node and the clock phases.
4.2.1 Path Mismatch in the K-path SC Integrator
The mismatch in the input sampling capacitors (the K-Deltas) will contribute to distor-
tion errors due to path gain mismatches. The skew in the K-phases of the clock will
also lead to reduction in SNDR as described in Section 2.1. Since the op-amp is shared
across the paths, it doesn’t contribute to any path mismatch. As illustrated in Figure
4.3, during any clock phase, Kpath2 sampling capacitors (C
′
Is) are connected together to
transfer the charge collectively. Thus, the mismatch error of each of the sampling ca-







However, if oversampling greater than Kpath is employed, the distortion tones located
at the multiple of 1/ fs can be avoided.
4.3 The First-Order K-Delta-1-Sigma Modulator
The K-Delta-1-Sigma (KD1S) was disclosed in [12] to achieve wideband noise-shaping
using a time-interleaved switched-capacitor implementation. The KD1S, shown in
Fig. 4.6, employs K time-interleaved sampling paths (K-Deltas) with a shared inte-
grator (1-Sigma) [14]. Here, the KD1S modulator is clocked by K− phases of a clock
with rate equal to fs. The effective sampling rate of the modulator is set by the spacing
between the edges of the clock phases and is given as [13]
fs,new = Kpath · fs (4.26)
These K- non-overlapping clock-phases can be generated by using a ring-oscillator or
a Delay Locked Loop (DLL). If the phases are tapped from a ring oscillator, designed
using inverters with 10 ps delay, an effective sampling frequency ( fs,new) of 100 GHz
can be achieved [13]. However, the maximum achievable effective sampling rate is
determined by the loop-delay in the KD1S modulator. Also, summing of the K-path
outputs, yk[n], k = 0,1, ..,(K–1), using a fast adder leads to a path-ﬁlter response of
(1–z–K)/(1–z–1), which acts as a simple decimation ﬁlter. As shown in Figure 4.6, the
input sampling phase for a path lasts for Ts/Kpath time-slice while the integrating phase
has duration equal to Ts/2. As we can observe the integrator is connected to Kpath/2
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Figure 4.6: The K-Delta-1-Sigma modulator topology.
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Since a single op-amp is shared across all the K- paths, the forward path mismatches
due to the op-amp offset and gain-mismatch are obviated. However, we still need to con-
sider the effects of the capacitor mismatch across the K-deltas discussed in Section 4.4.
The offsets of each of the comparators are desensitized by the large loop-gain. We can
observe that the shared integrator in the KD1S, acts like the K-path switched-capacitor
integrator discussed earlier in Section 4.2. The K-path integrator can be designed with
an op-amp with a unity-gain frequency ( fun) equal to a small multiple of fs, the clock
rate. This eliminates the need for a high-speed op-amp for ultra high-speed (GHz range)
oversampling.
In order to achieve true ﬁrst-order noise-shaping, the comparator in each path must
fully respond to the partial settling of the integrator within Ts/(2Kpath) time interval. In
other words, the quantization noise in the modulator is differentiated in every Ts/Kpath
time-slice. The noise-transfer spectrum for the ideal KD1S modulator is shown in Fig.
4.7 and compared with the noise-shaping of a parallel DSM. Here, the quantization
noise is pushed out to frequencies as high as Kpath · fs/2 and thus achieving noise-
shaping similar to a ﬁrst-order delta-sigma modulator operating with a Kpath · fs effec-
tive clock rate. The noise transfer function for the ideal KD1S is






and the effective number of bits is given as












|NTF(f)|2 Interleaved DSM Desired Spectrum
KD1S
Figure 4.7: True wideband noise-shaping using a K-Delta-1-Sigma Modulator.
The the KD1S topology seen in Fig. 4.6 achieves a 1.5 bit gain in resolution per
doubling in the number of paths. In other words, doubling of the number of paths has
the same effect as doubling the OSR. Note that the order of the state-space of the KD1S
loop-ﬁlter is equal to unity, as it employs a single K-path integrator to implement its
state-space. Hence, despite employing time-interleaved sampling, the KD1S modulator
is not analogous to time-interleaved (or parallel) delta-sigma modulators where the ef-
fective order of the system is equal to the number of paths. Due to this distinction the
KD1S topology, employing a single op-amp, can’t be used for polyphase implementa-
tion of complex transfer functions as in [45]. The advantage of the KD1S modulator lies
in the fact that it enables very high sampling rate using switched-capacitors with loop-
delay only limited by the comparator delay and thus alleviating the stringent bandwidth
requirements on the op-amp employed in the switched-capacitor integrator.
4.3.1 Ideal Simulation Results
The simulation result for an example KD1S modulator with ideal components is illus-
trated in Figure 4.8. Here, Kpath = 8 paths, each path clocked with a clock frequency
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( fs) of 100 MHz. The effective sampling rate, fs,new, is equal to 800 MHz. The mea-
sured (using Matlab) signal to noise ratio (SNR) for a signal bandwidth of 6.25 MHz
(i.e. Kpath ·OSR = 8×8 = 64) is equal to 58 dB or 9.43 bits in resolution. This estab-
lishes the true ﬁrst-order noise-shaping in a KD1S modulator.
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Figure 4.8: Simulation results (PSD of the output with linear and log frequency axes)
for a KD1S modulator with ideal components. Here, fs = 100 MHz,
Kpath = 8, fs,new = 800 MHz, OSR = 8, and BW = 6.25 MHz.
4.3.2 Noise Flow in the KD1S Modulator
Figure 4.9 illustrates the design intuition behind the ﬁrst-order noise-shaping in a KD1S.
During phase φ2−1, the ﬁrst comparator quantizes the integrator output (vint) and passes

















Figure 4.9: Illustration of the noise-shaping ﬂow in a KD1S modulator.
When the φ2−1 switches close, the error signal (vin[n]–y1[n]) is fed back to the in-
tegrator. Now the integrator makes an initial push during the next Ts/2Kpath time-
interval and updates the integrator output vint . This new vint value is now quantized
(at phase φ2−2) by the second comparator in the following time-slice and the error
(vin[n+ 1]–y2[n+ 1]) is fed back to the integrator. This cycle repeats itself for all the
paths with an unbroken noise-shaping sequence. Also note that for each of the paths,
noise differentiation is performed and cycled back to the node vint with a time-slice of
Ts/Kpath. Simulations show that if this noise-shaping sequence is broken, the SNR of
the KD1S modulator drops. Thus for optimum performance, the comparators must be
clocked on an earlier clock-phase such that the node vint has the latest information. For
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example, if the comparator delay (Tc) follows the condition,
Ts/2Kpath < Tc ≤ TsK (4.29)
then the ﬁrst comparator should be clocked on the phase φ1−4 instead of φ2−1, so that
vint gets the latest information fed back to it through the integrator.
4.4 Effects of Circuit Nonidealities in KD1S
The KD1S modulator, seen in Figure 4.6 was simulated using an ideal op-amp and
comparators and thus it achieved true wideband noise-shaping. However, a practical
modulator is implemented using op-amps having ﬁnite gain and unity-gain frequency
and with comparators exhibiting a ﬁnite delay. The effects of the component non-
idealities on the generalized KD1S modulator performance are detailed in this section.
The following discussion also pertains to higher-order KD1S modulators which are
presented in subsequent chapters.
4.4.1 Finite Op-amp Unity-Gain Frequency ( fun)
Since a practical low-power KD1S modulator is realized using the K-path switched-
capacitor integrator with a ﬁnite unity-gain frequency ( fun), an extra pole is introduced
into the loop ﬁlter response as described in Section 4.2. The charge spreading ﬁlter,










where W (z) is given by Equation 4.23 as W (z) = 1−α01−γ0z−1 where α0 = e
−πβ funK fs and the





α0. Recalling that the factor α0












results from the loss of charge in the shared Kpath2 capacitors when
a capacitor leaves the charge-sharing assembly and a fresh capacitor joins it with new






noise transfer function for the single-bit ﬁrst-order KD1S modulator (assuming a quan-




1− (α0 + γ0)z−1 + γ0z−2 (4.31)
The parasitic pole z = γ0 of the K-SCI response leads to an NTF zero at z = γ0. The
STF is given as
STF(z) =
(1−α0)z−1
1− (α0 + γ0)z−1 + γ0z−2 (4.32)
The effect of the ﬁnite unity-gain frequency fun of the op-amp and hence charge
spreading response, W (z), is shown in Figure 4.10. An interesting effect on the noise-
shaping is observed in the simulations due to the presence of the parasitic NTF zero at
z= γ0. The extra NTF zero leads to a second-order noise-shaping near the DC and hence
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slightly increases the resulting SNDR. From the simulation of the KD1S modulator with
fs,new = Kpath · fs = 8 ·100 = 800 MHz and OSR = 8, an op-amp unity-gain frequency
equal to fs = 38 fs,new = 300 MHz leads to an optimal SNDR equal to 56.7 dB or 9.13
bits in resolution. All the Matlab simulated spectrum plots presented in this dissertation
are generated by extending the Delta-Sigma Toolbox [25] explained later in Chapter
6. In these plots as in Figure 4.10, the zig-zagged blue lines represent the spectrum
of the time-domain simulation of the DSM, while the solid red line denotes the NTF’s
magnitude response. Note that, in these simulated plots, the comparator delay has been
kept ideal i.e. equal to zero.
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Figure 4.10: KD1S noise-shaping with an op-amp with ﬁnite unity gain frequency
( fun = 38 fs,new = 300MHz). The second plot shows the NTF and STF
for the modulator. Here, fs = 100 MHz, Kpath = 8, fs,new = 800 MHz,
OSR = 8, and BW = 6.25 MHz.




(i.e. the op-amp unity gain frequency is equal to the base clock frequency).
Despite this reduction in SNR, the ﬁrst-order KD1S bit resolution is still quite signiﬁ-
cant. Thus an optimal value of op-amp fun must be chosen for a given resolution and
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power consumption. Note that even though the requirements on the op-amp’s fun are re-
laxed by Kpath-times, due to the large fan-out of the sampling and feedback capacitance
this does not translate into a Kpath-fold power reduction in the op-amp. The effective
load on the op-amp in a KD1S topology is CL =
Kpath
2 Cout +CF ||
Kpath
2 CI , where Cout is
the load on op-amp’s output for a single path. Assuming a single pole op-amp (i.e.
fun = gm/CL), the relative beneﬁt in op-amp’s power consumption, η , when using a
KD1S modulator over an equivalent single-path delta-sigma modulator is estimated by





3Kpath fs(Cout +CF ||CI)
3 fs(
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For Kpath= 8 and for typical values for the capacitors being given by CI = 100 f F ,
CF = 500 f F and Cout = 100 f F , we get η = 2.35. Thus, we get an op-amp power
advantage of roughly 2.4 times over the corresponding single-path, discrete-time delta-
sigma operating at Kpath fs clock rate. In this calculation, the parastitic loading on the
op-amp was ignored but it will be higher as the number of paths increase. Thus, we can
observe that with an increase in the number of paths, the larger capacitance fan-out on
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Figure 4.11: Simulated PSD of the output and the NTF pole-zero plot for the ﬁrst-
order KD1S modulator with fs,new = 800 MHz, fun = 38 fs,new = 300 MHz,
Kpath = 8,OSR = 8, and BW = 6.25 MHz.
4.4.2 Finite Op-amp Gain






1− pz−1W (z) (4.34)
where the location of the pole, p, is given by [23]
p =
1






The resulting pole location p is slightly less than 1. The gain of the integrator is not
inﬁnite as for the ideal case and thus the integrator is lossy or leaky. The noise transfer










In the above equation, we can observe that the NTF’s zero has shifted from its ideal
location at z = 1 to z = p inside the unit circle. This leads to the ﬁlling-in of the notch in




, with quantization noise. This is due
to the fact that at low frequencies |NTF( f )|2 ≈ A−2OL +(2π f )2 across the signal band,
as opposed to the case when AOL = ∞ [23]. Now for this additional noise to be lower
than 0.2 dB, the design criterion for the ﬁrst-order KD1S,
AOL > Kpath ·OSR (4.37)
must be satisﬁed . Thus for a KD1S design with OSR=Kpath = 8, we require an op-amp







Figure 4.12 illustrates the effect of the ﬁnite gain of the op-amp employed in the
KD1S modulator with fun = 38 fs,new= 300 MHz. Here, the SNDR drops by 5.6 dB
(∼0.93 bit) as AOL drops from 50 dB to 25 dB. The gain-error term changes the effective
gain of the integrator but doesn’t affect the SNR of the modulator. Also, a large op-amp
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Figure 4.12: Simulated NTFs for the ﬁrst-order KD1S modulator with the op-amp
open-loop gain (AOL) of 50 dB and 25 dB. Again here, fs,new = 800 MHz,
fun = 38 fs,new = 300 MHz, Kpath = 8, OSR = 8, and BW = 6.25 MHz.
4.4.3 Slewing in the Op-amp
The analysis in Section 4.4.1 assumed that the op-amp follows true ﬁrst-order settling
and doesn’t have any slew rate limitations. However, a real op-amp does exhibit a ﬁnite
slew rate which limits the maximum rate at which the op-amp’s output can change [46].
A pertinent model for the settling characteristics of a single-path switched-capacitor
integrator is given by [47]
vout((n+1)Ts) = vout(nTs)+g(a1 · vin(nTs)−a2 · y(nTs)) (4.39)
where a1and a2 are the gains for the input signal vin(nTs) and the modulator feedback
DAC output y(nTs) respectively. The function g(x) describes the non-linear settling of
the op-amp due to ﬁnite unity-gain frequency and slew-rate limitation. The effective
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, |x| ≤ τ ·SR




, τ ·SR≤ |x| ≤ (τ + ts)SR
sgn(x) ·SR · ts, |x|> (τ + ts)SR
(4.40)
where τ = 12πβ fun is the time-constant for the single-pole op-amp, SR is the maximum
slew-rate of the op-amp and ts = Ts2 is the available settling time for the integrator. The





Here, ISS is the net bias current in the input diff-amp and CL is the total load on the
op-amp (see Equation 4.2). Figure 4.13 plots g(x) vs x for a range of values of the
product τ · SR = SR2πβ fun , which represents the ratio of the slew-rate and the bandwidth
of the op-amp. The settling time allowed for the integrator is ts = Ts/2. Here the unity-
gain frequency of the op-amp is chosen as fun = 3 fs and fun = fs for the two plots. We
can observe here that for τ · SR ≥ 1, the settling is linear and the gain error is roughly
0.01% for fun = 3 fs and 20% for fun = fs. As the slew-rate of the op-amp decreases
(τ · SR < 1), the settling is non-linear and is limited by the maximum slew-rate. This
introduces input dependent distortion into the modulator’s output and leads to a decrease
in SNDR.
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(a) fun=3fs (b) fun=fs
Figure 4.13: The behavioral model for the integrator settling with slew-rate limitations.
The gain function g(x) is plotted for increasing values of τ · SR and ts =
Ts/2.
The non-linear behavioral model seen in Equation 4.40 can be used for time-domain
modulator simulation using either Matlab or Simulink. From the behavioral simulations
performed in [47] the SNDR contours for slew-rate as a function of the op-amp band-
width are plotted in Figure 4.14. The simulation results exhibited two distinct regions
where high SNDR (100 dB for a third-order modulator) is obtained without requiring
a high slew-rate. The ﬁrst region, called the slow regime, corresponds to linear settling
with no slew-rate limitations. In the slow regime, the number of settling time-constants
(nτ = ts/τ) can be as low as 3 or 4, but the normalized slew rate (SRN = SR·tsa f11 ) must be
greater than nτ . In this expression, a f1 ·1 is the equivalent gain for the quantizer feed-
back to the ﬁrst integrator of the modulator. This implies that if in a design nτ increases
due to a fast process corner while SRN remains unchanged, the modulator deviates from















Figure 4.14: Slew-rate vs bandwidth contours for the switched-capacitor integrator.
In the fast regime, the integrator is strongly slew-rate limited but the integrator set-
tling is fast enough to mitigate the effects of non-linear settling. This occurs for the case
when nτ > 12. In this region, the normalized slew-rate (SRN) only needs to be greater
than 2 as opposed to a value of 3 or 4 in the case of the slow regime. Also if due to the
fast process corner nτ increases, the modulator’s performance is enhanced. Depending
upon the resolution of the modulator, the op-amp for the ﬁrst integrator is carefully de-
signed for accuracy by considering the intuition developed from this behavioral model.
In order to gain intuition for the slew-rate limitations of the KD1S modulator, we
observe the time-domain settling of the K-path integrator. From Figure 4.3, we saw that
the integrator is ﬁred regularly every Ts/Kpath time-slice and has partial exponential
settling of (1−α0) where α0 = e−πβ fun/ fs (i.e. 31% settling for 38 fs,new) . The idea is
that the charge for each path can take up to Kpath/2 time-slices (i.e. Ts/2 total duration)
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to be transferred to the integrating capacitor and thus reducing the limitation on the
op-amp’s unity-gain frequency requirements. Now, if we wish to operate the modulator
in the slow regime with fun = 38 fs,new, we need to ensure that there is no slew-rate
limitation on the op-amp for ts = TsKpath . This implies that we need to satisfy the condition
SR > 1/τ for complete linear settling of the op-amp. This leads to a lower bound on the
slew-rate given by SR> 1.34V/ns for a KD1S modulator with fs = 100MHz, Kpath = 8,
and fun = 300MHz. Operation of the KD1S modulator in the fast regime with nτ > 12
will lead to very high power consumption in the op-amp, and is thus avoided.
4.4.4 Real Quantizer Effects
So far in the simulations of the KD1S modulator, we have assumed an ideal quantizer
(the comparator for a single-bit design) delay equal to zero, but in a real modulator
the comparators will have a ﬁnite delay. In a KD1S modulator, the comparators are
implemented using regenerative latches. This section discusses the impact of the real
quantizer characteristics on the KD1S modulator performance.
The behavior of the quantizers operating at high-speed (GHz) sampling rates in a
continuous-time delta-sigma modulator has been characterized in detail in [48]. Figure
4.15 illustrates the characteristics of a practical quantizer (or a comparator for single-
bit quantization). Here, the input vx is applied to the quantizer with a slope vsl and
the comparator is simulated for a complete set of (vx,vsl). The resulting time-delay
normalized to the clock-period (ρd = TdTs ) is plotted on the y-axis. In an ideal quantizer
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ρd is always zero irrespective of how small vx is. However a real quantizer will exhibit
the following three dominant non-idealities [48]:
Excess Delay
As seen in Figure 4.15 (b), the excess delay will correspond to a vertical shift. This is
the minimum delay that will be offered by the quantizer, which must be accounted for
in the modulator design.
Hysteresis
Hysteresis (see Figure 4.15 (c)) causes a horizontal shift in the x-axis proportional to
the amount of hysteresis. In higher-order modulators, a large amount of hysteresis
causes the histogram distribution of the integrator outputs to widen and cause harmonic
distortion due to saturation. This is due to the fact that as long as the quantizer output
level stays the same, the integrators in the loop-ﬁlter will continue to integrate in the
same direction and thus causing larger signal swings. Thus the amount of hysteresis
must be bounded to a smaller value in the range of 0.2 V [48].
Metastability
Figure 4.15 (d) depicts the effects of comparator metastability. Due to metastability, the
sharp corner in the ideal quantizer becomes rounded. The area under the curve signiﬁes
the severity of metastability in the quantizer. From this curve, the comparator delay
varies with the input value vxand the slope vsl of the input signal. The metastability of
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the comparator results from its inability to resolve small inputs and reach the full logic
level in the limited amount of settling time. The metastability of a comparator is related
to its resolution and its small-signal gain. The probability of error due to metastability
is given by the relation
Pe ≈ 2N · 1Ac · e
− t0τc = 2N · 1
Ac
· e−π BWfs (4.42)
where N is the quantizer resolution, Ac its small-signal gain, τc = gmCload the settling
constant for the regenerative latch and BW is the -3 dB bandwidth of the latch type
comparator [5]. The comparator metastability severely degrades the performance of a
modulator at high sampling speeds by whitening the shaped in-band quantization noise.
Also there is an excess delay in the quantizer due to the dependence of the comparator




(a) Ideal comparator characteristic.
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(b) Comparator  with excess delay.
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Figure 4.15: Illustration of the delay, hysteresis and metastability in a real comparator
or quantizer.
A practical comparator (quantizer) exhibits all three non-idealities simultaneously.
The impact of these non-idealities is now considered with respect to the KD1S mod-
ulator(s). The input referred offset and noise of the comparator is desensitized by the
high integrator gain and large amount of hysteresis can be tolerated by the single-bit
ﬁrst-order KD1S modulator. Typically in a CMOS process, the cross coupled latch re-
generation time (τreg) is inversely related to the fT of the transistors and is in the GHz
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range in the nano-CMOS processes. The comparator delay, Tc, is equal to the regen-
eration time (τreg) and the delay in the output buffer. Thus the KD1S modulator can
be designed to operate at the rates governed only by the comparator settling. Since the
integrator settling and comparator’s delay can take independent time-slices of TsKpath du-
ration (i.e. z−1delay each) to make a correct decision, as in the double-sampling case,








We can still achieve noise-shaping when the path settling time is larger than Ts/Kpath at
the cost of larger in-band noise (IBN) and reduction in SNR. Figure 4.16 demonstrates
the effect of comparator delay on the resulting KD1S SNR.
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Tc =  5.0 ns    
SNDR = 37.7 dB     
ENOB = 5.97 bits   
@Kpath.OSR = 64 
(a) (b)
(c) (d)
Figure 4.16: Effects of comparator delay on the SNR of a ﬁrst-order KD1S modulator
simulated in Spectre with fs = 100 MHz, fun = 300 MHz, Kpath = 8,
OSR = 8, and BW = 6.25 MHz. The KD1S modulators were simulated
with a respective clocking scheme to minimize the loop-delay. (a) Tc =
625 ps, (b) Tc = 1.25 ns, (c) Tc = 2.5 ns, and (d) Tc = 5.0 ns.
Here, the SNR and the bit resolution degrade from 8-bits to 6-bits as we increase
the comparator delay from Ts/2Kpath to Ts/2. From these results, the optimum operat-
ing delay of the comparator is at most Ts/Kpath. Note that for each of these simulation
with varying comparator delay, the clock phase for the comparators was adjusted such
that the loop-delay is minimized. For this delay the NTF response shows a dip at the
frequency Kpath fs/2. The two peaks in the NTF for this case can be explained by the
Circular Clock Phase Diagrams (CCPD) devised by the author, as seen in Figure 4.17.
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For the CCPD for Tc < Ts/2Kpath, the integrator output (vint) is picked up at the phase
φ2−1, quantized (Q-phase) and then partially integrated (I-phase) and returned to vint
within a single time-slice (Ts/Kpath) just in time for the phase φ2−2. This leads to a
single noise-shaping loop and hence true noise-shaping with a single sine crest. On the
other hand for the case when Tc = Ts/Kpath, the value of vint is picked up at the phase
φ2−1, quantized (Q-phase) and then partially integrated (I-phase) and returned to vint
only after two time-slices (i.e. 2TsKpath delay) just before the phase φ2−3, and thus skipping
over the clock phase φ2−2. This leads to two noise-shaping loops being formed operat-
ing on alternate clock phases, leading an NTF response similar to the double sampling
case. Also for the second case, the ﬁrst comparator was clocked on the phase φ1−4 in
order to maintain an unbroken noise-shaping sequence (optimal clocking). Therefore,



















































Tcomp < Ts/(2K) Tcomp = Ts/K
Figure 4.17: Circular clock phase diagram for KD1S modulator for two distinct com-
parator delays.








1− (γ0 +1)z−1 + γ0z−2 +(1−α0)z−(d+1)
(4.44)
where d is the delay of the comparator normalized to the time-slice Ts/Kpath. For Ts =
Ts/Kpath, we have d = 1. Thus the comparator delay affects the location of the poles
of the loop-ﬁlter and affects the stability of the modulator. The modulator with ﬁnite
comparator delay of Ts/Kpath (i.e. z−1) is simulated in Matlab as shown in Figure
4.18. The resulting resolution is 7.98 bits which is in close agreement with the Spectre
simulated result seen in Figure 4.16. Note that the poles in the NTF have moved out
towards the unit circle when compared to the plot in Figure 4.11, which is the result of
additional loop-delay due to the comparator.
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Figure 4.18: Matlab simulated PSD of the output and the NTF pole-zero plot for
the ﬁrst-order KD1S modulator with fs,new = 800 MHz, fun = 300
MHz, Kpath = 8, OSR = 8, BW = 6.25, and the comparator delay Tc =
Ts/Kpath = 1.25 ns.
Effects of Signal Dependent Delay
As seen earlier the delay of a real comparator depends upon the input signal magni-
tude. For very small inputs, the comparator may take much longer than the expected
comparator delay. This will be a frequent case in a delta-sigma modulator, where the
quantizer input can get very close to its reference for comparison (i.e. VCM). This effect
is more pronounced at GHz speeds where the gain of the regenerative latch is low and
the small input metastability is dominant [48]. In a single-path DSM, the comparator is
allowed only Ts/2 to settle and then the latch is reset. If the comparator doesn’t settle
completely in that interval, then its a metastability error. But due to the structure of
the KD1S topology where the comparator’s output is connected to the input sampling
capacitor for a duration of Ts/2, the comparator’s output can continue to settle way over
the Ts/Kpath time-slice. Thus, in the presence of input dependent delay the transfer
87
function of the comparator can be modeled as
Ace−s(Td+Δt(n)) (4.45)
where Ac is the variable gain of the comparator, Td is the nominal comparator delay,
and Δt (n) is the variable delay due to the small input metastability. The probabil-
ity distribution function (PDF) of Δt (n) appears close to be exponential as seen in the
curve in Figure 4.15 (e). The variable delay causes a modulation of the loop-delay in
the modulator and contributes to the ripples in the NTF response. These ripples in the
NTF increase the in-band noise and reduce the SNDR. This effect is more pronounced
at GHz sampling frequencies where the variance of Δt (n) is large. The effect of the
variable delay of the comparator on the KD1S modulator performance must be care-
fully simulated for a given transistor-level implementation of the modulator. Verilog-A
behavioral system modeling is quite useful for rapid simulation and characterization of
non-ideal effects of comparators in a delta-sigma modulator [50].
4.4.5 Capacitor Mismatch, Phase Skew and Noise Folding
As seen for a double-sampling delta-sigma modulator in Section 3.3.1, the mismatch in
the sampling capacitors leads to folding of shaped quantization noise from fs/2 to the
signal band. As we can observe in Figure 4.6, there are Kpath distinct capacitors through
which the shaped quantization noise is fed back to the modulator. A mismatch across
these capacitors (i.e. the K-Deltas) will also lead to folding of shaped quantization noise
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Figure 4.19: Noise-folding effects in a KD1S modulator due to path gain mismatches.
The shaped quantization noise from the frequencies k fs, k= 1, ..Kpath gets
folded into the signal band.
The derivation of noise-folding due to K-delta mismatches follows from the analysis
of channel mismatch errors detailed in Section 2.1. In the KD1S modulator seen in
Figure 4.6, the signal fed back to the input K-deltas is deﬁned as
V3(z) = z−
Kpath
2 Vin(z)−Y (z) (4.46)
which implies that the difference of the input vin[n], delayed by
Kpath
2 samples delay, and




is fed to the K-path integrator as v3[n]. The delay
of Kpath2 samples in the input is due to the fact that the input is sampled Ts/2 time earlier
(on phase φ1−1 for path 0) than when it’s transferred to the integrator on the phase φ2−1
for the corresponding path 0. Let V3( f ) be the Fourier transform of the signal v3[n].
From the Equation 2.2, we obtain the relation for the equivalent feedback quantization
noise, Vfb( f ), resulting due to path mismatches being given by























Note that the notation has changed from Section 2.1 to accommodate the KD1S
topology convention by substituting M = Kpath, T = TsKpath = Ts,new in Equation 4.47.
Equation 4.47 can be re-written as




















ame− j2πρ( f )
)
e
− j2π kmKpath (4.49)
Here, the exponent ρ( f ) = rm ffs,new , denotes the error contribution due to the phase-skew
(rm = Tskew · fs,new) for a signal tone at frequency f . From Equation 4.48 we can
observe that the feedback signal, V3( f ) is frequency translated from a frequency kTs ,




to the baseband with a multiplier given by A(k) .
Now, we try to obtain a representation of the folded noise in the z-domain. Since it’s
analytically unwieldy to handle continuous dependence of phase-error skew on contin-
uous frequency, we will limit our attention to the signal frequencies which directly get





Also, an additional path-gain term am =
CI,m
C0
has been included in Equation 4.49 to
model the gain error due to capacitor mismatches, as in Section 2.2.2. Here, C0 is
the mean capacitance of the K-deltas sampling capacitors CI,m and CI,m =C0(1+ δm),
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e− j2πρ(mfs), m = 1,2, ...,(Kpath−1) is the equivalent gain for mth path
due to capacitor mismatch and phase-skew combined together. Note that, A(k) are the
Kpath-point DFT on the equivalent path gains bm. Realizing thatV3( f − kTs ) is equivalent
to V3(ze












j 2πkKpath ) (4.51)
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and the KD1S modulator’s output is given by





A(k) · z−1STF(z) ·NTF(e j
2πk




Thus, we obtain superposed folding of shaped quantization noise from frequencies
mfs = mKpath fs,new (i.e. z = e
− j 2πmKpath ) to the baseband (i.e. f = 0 or z = 1). Also, we can
use the transformation z→ e j
2πm
Kpath z on V3(z) and then scale it by A(k) (i.e. the Kpath-
point DFT of δm) to obtain the noise component folding from the frequency k fs. Since
it is untenable to derive a closed form expression for the resulting SNDR with noise-
folding given by Equation 4.53, however this equation is useful in Matlab simulations
to estimate the noise-ﬂoor level and the resulting SNDR and resolution obtained. Note
that, due to charge-sharing between Kpath/2 input capacitors, the variance of the capac-
itor mismatch term δm is given by σcm√Kpath/2 . Figure 4.20 illustrates the multiple noise-
folding in a KD1S modulator due to gain mismatch and phase-skew. The thickness of
the lines showing the coupling in the ﬁgure signify the relative amount of noise coupled
into the signal-band. Here, the maximum noise contribution in the signal-band is from






































Figure 4.20: Graphical illustration of noise folding, in a KD1S modulator with path
mismatches, on a z-plane. Here Kpath = 8.
Also, it can be observed that oversampling or sharing the integrator across the K-
paths doesn’t attenuate the folded-back noise. The raised noise-ﬂoor due to the folded
noise ultimately limits the resolution attainable by a KD1S topology in presence of
capacitance mismatches and phase-skew errors. Thus, special care must be taken to
minimize phase-skew in clock routing and clock-phase generation circuit.
4.4.6 Clock Jitter
The error introduced due to the clock jitter in the switched-capacitor conﬁguration has
two components:
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1. The Input Sampling Jitter
Assuming that the clock jitter is white noise, i.e. the jitter noise is spread uniformly
from 0 to fs,new/2. The effect of the clock-skew, which will cause the mean of the
individual clock jitter to be non-zero, has already been considered. Thus we can safely
assume that the clock jitter in each of the clock phases is a zero mean Gaussian random
variable in time. Also, it is assumed that the jitter-noise of all the K-clock phases are
uncorrelated with each other. The white jitter noise is ﬁltered by the decimation ﬁlter
and its variance is reduced by the effective oversampling ratio i.e. Kpath ·OSR. The
SNR limitation on the K-path sampling due to clock jitter is given by






where σ jt is the standard deviation of the clock jitter noise. Figure 4.21 illustrates the
increase in the effective number of bits (ENOB) with the increasing effective oversam-
pling ratio (Kpath ·OSR) for an rms jitter of σ jt = 1 ps. As the input frequency increases,
the ENOB is decreased due to increased aperture error due to jitter. But when oversam-




















Figure 4.21: ENOB vs the effective oversampling ratio for a K-path sampling scheme
with 1 ps rms clock jitter. The plots are for input frequencies ( fin) of 1
MHz, 10 MHz and 100 MHz. The effective sampling frequency for each
of the plots is fs,new = 2Kpath ·OSR · fin.
However, if the clock jitter has 1/ f characteristic, the jitter-noise will have a spec-
trum that appear as “skirts” on the spectral line of the fundamental and the distortion
tones due to the clock jitter. In this case, oversampling will not effectively attenuate the
colored jitter noise spectrum. Thus the spectral purity of the clock-phase source is an
important consideration especially when the clock phases are generated using a VCO
(voltage controlled oscillator) [51].
2. The reconstruction of the output-signal
In the switched-capacitor KD1S implementation, the charging/discharging time of the
switched-capacitor is very small due to complete settling of the switched-capacitor
DAC. Due to the exponential settling, the amount of feedback charge Δqd lost due
to the timing error is relatively small. It is assumed that the settling time-constant of
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the DAC, RDACCDAC, is much smaller than Ts/Kpath . Thus the in-band noise (IBN)
noise added due to the DAC pulse modulation due to clock jitter is negligible. Here, the
KD1S modulator score over the CT-DSM, where the DAC pulse shape modulation is
detrimental to the modulator performance. We can conclude that the jitter noise in the
KD1S modulator is independent of the topology or the order of the modulator [51].
4.5 Noise Effects in a KD1S Modulator
A detailed treatment of thermal noise analysis for discrete-time delta-sigma modulators
has been provided in [23, 52]. In this section we list important results from [52] and
apply them to the noise analysis of the KD1S modulator.
The power spectral densities (PSD) of the thermal noise voltage and current for a
resistor are given by
Sv( f ) = 4kTR (V 2/Hz)




where k = 1.38×10−23J/K is the Boltzmann’s constant, T is the absolute temperature
of the resistor in Kelvin, and R is the resistor’s value. The thermal noise voltage is
white and thus its PSD Sv( f ) has a ﬂat spectrum up to terahertz of frequencies. Thus
the root-mean-square (rms) of the thermal noise voltage (vn) delivered by a resistor over
a bandwidth Δ f is given by [46]
vn =
√
4kTRΔ f (V ) (4.56)
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A transistor (MOSFET) operating as a switch (in triode) has its thermal noise power
spectral density (PSD) given by [52]
Svt = 4kTRon (V 2/Hz) (4.57)
where Ron is the on-resistance of the transistor. For a transistor biased in saturation, the
noise-current PSD is given by [52]




Here, gm is the transconductance of the transistor and α is a factor for the MOSFETs
and is roughly equal to 2/3. The Flicker noise or the 1/ f noise which arises due to the
random motion, in the channel along the silicon and the oxide interface, by jumping
across the trap states. The PSD of the ﬂicker noise is given by [46]




where W and L are the width and length of the transistor, K1/ f is a constant depending
upon the CMOS process. The ﬂicker noise has a low-pass frequency characteristics and
thus concentrating the noise power at low frequencies or narrow bandwidths. The ﬂicker
noise can be usually reduced by employing larger devices and by using PMOS transis-
tors for ampliﬁcation instead of NMOS . However, as we approach smaller nano-CMOS




When a thermal noise voltage vn with a PSD Sv( f ) is passed through a ﬁrst-order ﬁlter,










Here, G0 is the equivalent DC gain of the ﬁltering stage and τ = 1/(2π f3dB) is its the
time constant. Now the thermal noise voltage vn is passed through the low-pass ﬁlter
H(s) and its output is sampled on a capacitor C with a sampling frequency fs resulting
in a noise voltage vnos. Due to sampling, the PSD of the noise processed by H(s) is
folded back into the baseband due to aliasing and due to this repeated folding the PSD
of vnos is nearly white. Since the mean-squared (MS) value of the sampled noise vnos(t)
is essentially same as the and is expressed as that of vn(t), the PSD of the sampled noise
is expressed as [52]







Thus, the PSD of the sampled noise is raised, due to folding, by a factor of 12τ fs , which
is larger than (N +1) ln2 for N-bit resolution. This value is 8.8 dB for N = 10 bits
resolution. Using the result seen in Equation 4.62, the MS value of the thermal noise
sampled by a sample-and-hold stage, implemented with a ﬁrst-order op-amp with total
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K-path SC Integrator Noise Analysis
In a K-path switched-capacitor integrator, thermal noise is introduced due to the ﬁ-
nite resistance of the switches and from the op-amp. Figure 4.22 shows the equivalent
schematics for analyzing the effects of thermal noise in a K-SCI. Here, the input vin = 0
is assumed to simplify the analysis. For the ﬁrst path, during the phase φ1−1, The
thermal noise due to the conductive switches S1 and S3 is sampled onto the associated
sampling capacitor CI . In the Figure 4.22(a), the conducting switches S1 and S3 have
been replaced by their equivalent noise sources vn1and vn3 and their on resistances Ron1
and Ron3 respectively. In Figure 4.22(b), the noise sources have been replaced by a
single equivalent noise source vn (as vn1 and vn3 are uncorrelated noise sources) and the
resistances have been combined into 2Ron equivalent resistance. The PSD of the noise
voltage source vn is given by 4kT (2Ron) = 8kTRon. Thus, the PSD of the noise voltage
across the capacitor CI is given by




where τ0 = 2RonCI is the time-constant associated during the sampling phase. The MS















and this is independent of Ron. This is the classical result of the kT/C noise when
the white thermal noise due to a resistance is band-limited by a capacitor [46]. This























Figure 4.22: Noise analysis for the K-path integrator: (a) Equivalent noise during the
sampling phase for each of the capacitors. (b) Equivalent noise schematic
for (a). (c) Equivalent noise schematic during the integration phase.
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During the integration phase (i.e. phase φ2−1 for the ﬁrst path, φ2−2 for the second
path and so on), Kpath/2 sampling capacitors are connected to the integrator and con-
tribute to the thermal noise sampled on each of the CI’s during this phase. During this
phase, the switches S2 and S4 are closed and the switches S1 and S3 are open. The sum
of the sampled thermal noise on each of the CI’s and the noise contribution from the
op-amp is eventually transferred to the integration capacitor CF . The resulting noise
circuit is seen in Figure 4.22(c). In this case, besides the noise from switch resistances
Ron2 and Ron4, the op-amp also contributes its input referred thermal noise (vno). As
seen in the Section 4.2, the dynamics of the K-SCI during the integration phase are
complicated due to the partial settling for each path in the ﬁrst time-slice of Ts/Kpath
and the spread-out of the settling across the Ts/2 time interval (e.g. when φ2−1 is high
for the ﬁrst path). In order to simplify the analysis of noise during the integration phase,
initially a single pole model for the op-amp is assumed as shown in Figure 4.23. It is
further assumed that the loop-gain of this op-amp is large i.e. βgm1RL  1 and the
output load resistance RL → ∞. Here, the feedback factor β = CF(Kpath/2)CI+CF . Later, we




















Figure 4.23: Equivalent noise schematic during the integration phase with a single-
stage op-amp, during the integration phase φ2−1.
Applying nodal analysis on Figure 4.23 in the Laplace domain, we get the noise



















is the time-constant associated with the integration phase, L (vnk(t)) = Vnk(s) are the
individual equivalent noise sources of each of the paths connected to the op-amp in Fig-
ure 4.23 . It can be observed that the thermal noise voltages for each of the uncorrelated
sources are averaged across the Kpath/2 paths and are sampled onto each of the capaci-



























Here a paramater x = 2Rongm1Kpath/2 =
4gm1Ron
Kpath
has been employed. Note that the thermal noise






































Now, at the end of the integration phase, the total noise voltage stored on a single CI is
given by the vcI ,sw + vcI ,op− vcI,1. As these three noise terms vcI,1 , vcI ,sw and vcI ,op and
































































Note that the ﬁrst term in the Equation 4.71 divided by Kpath2 due to the averaging
of these noise voltage sources across the Kpath2 paths connected to the op-amp. Thus
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in a K-path integrator the thermal noise of the capacitors is averaged and is equivalent
to the noise contribution by an equivalent capacitance of Kpath2 CI . From Equation 4.71
the ratio of the noise contribution, during the integration phase, from the switch to that
of the op-amp is 3x2Kpath . Thus for x 1 (or gm1 
1
Ron
), the noise due to the switches
dominates and for the case x 1 (i.e. gm1  1Ron ), the op-amp noise dominates. For
x  1, the total noise is minimized and is simply equal to 2kT(Kpath/2)CI . However, this
condition entails a large current in the op-amp stage and thus large power consumption
[52].
An optimal solution for the thermal noise is when the gm1 is constrained minimized
for a given size of capacitanceCI and the settling time τ1. From the Equations 4.67 and









Now, during the integration phase, Kpath2 capacitors (CI’s) are connected to the virtual
ground of the op-amp, and is in series with the integration capacitor CF . Then CF
acquires the same noise charge as the Kpath2 ×CI capacitors (qcI ) and the MS noise on

















on every time-slice of Ts/Kpath. Thus we can conclude that in a K-path integrator, the
KT/C noise is governed by the capacitance Kpath2 ·CI and thus allowing lower values
of CI to be used for a given thermal noise budget. Thus for Kpath = 8, the rms noise
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CI = 100 f F is equal to the noise contributed by a 400 f F sampling capacitor in a
single-path DSM.
The output referred noise PSD for the K-SCI is given by [52]
Svo = Svin · |H1|2 +Svout (4.74)
In the Equation 4.74, the power of the input referred source vn,in is given by Equation
4.71 and the power of the output noise source vn,out is given by the equation 4.63. Here,






. The transfer function of the
K-path integrator can be modeled as
H1(z) =
GIz−1
1+ μ (1+GI)− (1+ μ)z−1 ·
1−α0
1− γ0z−1 (4.75)
where GI = CI/CF is the equivalent K-SCI gain factor, μ= 1AOL , and α0 and γ0 are as
deﬁned in Section 4.2. The output referred noise power is calculated by numerically
integrating the output PSD Svo in the signal band of interest, i.e. for f ∈ [0, fB], fB =
fs,new
Kpath·OSR [52].
KD1S Modulator Noise Analysis
Figure 4.24 shows an equivalent model of a KD1S modulator with the noise sources.
Here, H1(z) represents the K-path integrator, and vin1 and vno1 are the input and output
noises associated with the K-SCI. Generally in a DSM design, 75% of the noise power
is allocated for the thermal noise and the quantizer resolution is chosen such that quanti-
zation noise is a small constituent of the total noise power . For example, 5% budget for
the quantization noise out of the total noise is a good design number [52, 23]. For the
105
ﬁrst-order KD1S topology, the dominant noise source is the K-SCI. The input referred








Figure 4.24: Noise sources in a ﬁrst-order KD1S modulator.
Since, the signal transfer function (STF) for the modulator is roughly equal to unity
in the signal-band, the output thermal noise of the ﬁrst-order KD1S modulator is esti-
mated by integrating Svo in the Equation 4.74 over the signal band from f = 0 to fB.
For higher-order KD1S topologies, the thermal noise analysis is same as detailed in [52]
with the integrator noise terms substituted by the results obtained in this section.
Capacitor Sizing
We can use the result from Equation 4.71 to do a quick estimate for the size of the input
sampling capacitor required in a KD1S modulator. Assuming that the noise contribution
from the op-amp is negligible, then we have the input referred thermal noise of the














Also, we have the requirement for a given SNR that
v2n1 < 10
(− SNR10 ) ·A2 (4.78)
where A ≤ VDD/2 is the maximum amplitude of a sinusoidal signal and VDD is the
supply voltage. Thus if the thermal noise is dominated by the ﬁrst integrator in a KD1S











10 ) ·A2 ·OSR ·Kpath
(4.79)
and the maximum SNR for a given value of CI is






From the above equation, with a input sampling capacitances ofCI = 100 f F andVDD =
5V we can achieve an SNR of 67 dB or 10.8 bits in resolution. Thus, the thermal noise
requirements in a ﬁrst-order KD1S modulator are set by the equivalent capacitance
Kpath
2 CI and a lower value for CI = 100 f F can be used to achieve a moderate SNR.
4.6 Conclusion
The ﬁrst-order KD1S modulator disclosed in [12] has been analyzed by incorporating
all possible circuit level impairments. Step-by-step simulation results are presented by
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gradually introducing the effects of op-amp gain, unity-gain frequency and slew-rate
limitations and the effects ﬁnite comparator delay. The effects of quantization noise
folding due to capacitance mismatch and clock phase skew in the K- sampling paths
are analyzed. Finally, a detailed noise analysis of the KD1S modulator was presented
along with the trade-offs involved in the sampling capacitor sizing.
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CHAPTER 5 A SECOND-ORDER KD1S MODULATOR TOPOLOGY
In the last chapter, a ﬁrst-order KD1S modulator topology was described and the ef-
fects of the circuit non-idealities were discussed. In this chapter, a second-order noise
shaping KD1S topology is introduced. The circuit non-idealities for the second-order
KD1S follow the discussions presented for the ﬁrst-order modulator. However, speciﬁc
discussion on the non-idealities which are pertinent to the second-order topology are
provided.
5.1 A Second-Order KD1S Modulator
The ﬁrst-order KD1S modulator, discussed in Chapter 4, had the advantages of simple
design, unconditional stability, and robustness. However, the performance of a ﬁrst-
order modulator is limited by lower resolution for a given oversampling ratio (OSR)
and the presence of idle tones [23]. As explained in Section 3.2.2, a second-order noise-
shaping topology randomizes the idle tones and spreads their energy over the spectrum.
Also due to the second-order noise shaping the in-band quantization noise (IBN) is
further reduced and the noise-transfer function (NTF) has ideally a 40 dB/decade slope.
The theory developed for the ﬁrst-order KD1S modulator has been extended to realize a
second-order K-path delta-sigma modulator. Figure 5.1 presents a discrete-time second-
order KD1S modulator topology. The K-phase clocking and the output summing is the
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same as seen in Figure 4.6. Figure 5.2 depicts a concise representation for the second-



















































Figure 5.1: A second-order noise-shaping KD1S modulator topology with a singly-
ended switched-capacitor implementation.
In Figure 5.1, the ﬁrst path the ﬁrst integrator is clocked on the phase φ2−1 and
it partially settles for Ts/Kpath (or z−1 delay) duration. The partially settled output is
available by the time the clock phase φ2−2 goes high. Note that when the phase φ2−1
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goes high, the voltage at node v1 (i.e. the output of the ﬁrst integrator) contains inte-
grated information which was sampled earlier at phase φ1−4 and is now delayed by z−1.
This clocking scheme is not same as the second-order, single-path delta-sigma modula-
tor seen in Figure 3.7 where each of the op-amps fully settled in Ts/2 period and thus
the ﬁrst integrator had a non-delaying response. On the other hand in a KD1S modu-
lator, the ﬁrst integrator continues to settle after the Ts/Kpath (or z−1 delay for partial
settling) interval to the Ts/2 (or z−Kpath/2 delay) period. Here, the second integrator and
the comparator in the ﬁrst path are clocked on the phase φ2−1. In this case, the com-
parator immediately picks the information presented at the node v2 (i.e. the output of
the second integrator) and starts regenerating upon the initial signal. In the meanwhile
the integrator starts to partially settle and updates the information on the node v2 after
a z−1 delay. Thus, the comparator always acts upon the information which the second
integrator started processing z−1 delay earlier. Thus, we can conclude that both the in-
tegrators in the topology have a minimum delay of Ts/Kpath, or z−1 with respect to a
clock rate of fs,new, for the partial settling of each path. This also follows from the Sec-
tion 4.2 where it was shown that the transfer function of a K-path switched-capacitor
integrator is given by H1(z) = CICF
z−1
1−z−1W (z), which always incurs a delay of z
−1. Thus,
the second-order delta-sigma topology seen in the Figure 3.6, can not be directly used



















Figure 5.2: A concise schematic representation for the second-order KD1S modulator
seen in Figure 5.1.
Due to the two delaying K-path integrators involved, the second-order CIFB (Cas-
cade of Integrators with distributed Feedback) topology is required for realizing the
KD1S modulator with second-order noise-shaping [23]. This is illustrated in the block
diagram for the second-order KD1S modulator shown in Figure 5.3, where the two K-
path integrators are employed each with a partial settling delay of z−1. Also, the block
diagram incorporates the charge spreading ﬁlters W1(z) and W2(z) for both the integra-
tors. Assuming that the integrators in the modulator were ideal and that W1,2(z) = 1,






D(z) = (1− z)2 +a2b1z−1(1− z−1)+a1a2z−2 (5.2)
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For example, in order to realize NTF(z) = (1− z−1)2 and STF(z) = z−2, we need to
simultaneously satisfy the criterion a1a2 = 1 and a2b1 = 2. If we select a1 = a2 = 1,
then we require b1 = 2. This can be intuitively understood from the observation that,
since the ﬁrst integrator has introduce an extra delay of z−1, we need to provide larger
amount of feedback to the input of the second integrator to compensate for the extra
delay across the ﬁrst integrator. Here, the effective gain of the quantizer is assumed
to be unity, but the real quantizer gain should be accommodated later in the modulator
transfer functions for precise modeling.
In a practical design, the values of a1, a2 and b1 are range scaled to limit the inte-
grator output swing to the linear region of operation. In the switched-capacitor imple-
mentation seen in Figure 5.1, a1 = CI1CF1 and a2 =
CI2
CF2
are the effective gains of the two
integrators. The feedback gain to the input of the ﬁrst integrator is equal to unity. The
feedback gain to the input of the second integrator (b1) is realized by using an addi-
tional capacitor CI3 such that b1 = CI3CF2 ·
1
a2




feedback gain to the input of the second integrator.
The clocking for second-order KD1S, as seen in the Figure 5.1, is critical and fol-
lows from the design intuition developed for KD1S noise-shaping ﬂows. The resulting
bit-resolution for an ideal second-order KD1S modulator is roughly given by
Ne f f ≈ N−1.85+2.5 · log2(Kpath ·OSR) (5.3)














Figure 5.3: Block Diagram for the second-order KD1S modulator seen in Figure 5.1.
5.1.1 Integrator Saturation and Dynamic Range Scaling
After selection of the second-order KD1S topology we need to ensure that the integrator
states (v1 and v2 in Figure 5.1) are always bounded. This ensures that the loop-ﬁlter
operates in the linear region so that the op-amps do not saturate and the quantizer is not
overloaded. Typically the linear range for the op-amps is within 50%-60% of the full
supply range around the common-mode voltage (VCM). If the modulator’s loop ﬁlter is
designed such that the integrator states have an excursion beyond the linear range of the
op-amp or even beyond the supply rails, the transistors in the op-amp start trioding and
the op-amp’s gain drops. This leads to non-linear effects in the modulator which leads
to distortion and even instability [23].
Also, if the modulator input is large enough so that the internal states (i.e. the in-
tegrator outputs) increase monotonically without being bounded, the loop will become
unstable. This also sets a limit on the maximum input amplitude which can be accom-
modated by the second-order modulator and is called the maximum stable amplitude
(MSA). The MSA is less than the full scale range of the feedback DAC at in the front,
and it decreases as the order of the modulator is increased. Recalling that the input to
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the quantizer is given by [23]
VQ(z) = STF(z)Vin(z)+(NTF(z)−1)EQ(z) (5.4)
we observe that the input to the quantizer is the sum of the input ampliﬁed by the STF
and the ﬁltered quantization noise. Now, when the quantizer input vQ[n] reaches the
edge of the no-overload range of the quantizer, the additional ﬁltered noise can overload
the quantizer. This overload will in turn increase the quantization noise e[n] which will
in turn push the quantizer into the same direction and thus compounding the quantizer
overload. This leads to a positive feedback on the amplitude of vQ[n] and eventually
saturates the active blocks in the modulator. Also during the duration of quantizer
overload, the noise shaping doesn’t occur as desired, leading to ﬁlling up the notch
in the NTF in the signal band resulting in a degradation of SNDR. If the modulator
doesn’t recover from the overload situation, an external reset is required to re-start the
modulator [23].
The internal states of the loop-ﬁlter are restricted to the linear range by employ-
ing algorithmic dynamic range scaling available in the Delta-Sigma Toolbox in Mat-
lab [25] and further explained in the Section 6.4.4. In the KD1S designs presented in
this chapter, the integrator states are limited to 60% of the supply voltage around the
common-mode, i.e., in the voltage range [VCM−0.3VDD,VCM +0.3VDD] .
115
5.1.2 Ideal Simulation Results
The second-order KD1S topology seen in the Figures 5.1 and 5.2 was synthesized and
then dynamic range scaled using the Delta-Sigma Toolbox [25]. This resulted in the
ﬁlter coefﬁcients values in Figure 5.3 given by a1 = 0.167, a2 = 0.1, and b1 = 0.6.
In this design, the input sampling capacitors in the integrators have been chosen to be
CI1 = CI2 = 100 f F . From Section 4.5, the resulting kT/C noise limits the SNR to
10.8 bits in the 500-nm CMOS process with VDD = 5V . These a and b coefﬁcient
values, when mapped to the topology in Figure 5.2, result in the capacitor values of
CF1 = 600 f F , CF2 = 1 pF and CI3 = 60 f F . Here, Kpath = 8 paths, each with a clock
frequency ( fs) of 100 MHz are employed. The effective sampling rate fs,new is equal
to 800 MHz. Ideal op-amps, with no bandwidth limitations and a DC gain of 60 dB,
were initially used for the simulations. Also, the comparator (or 1-bit quantizer) was
assumed to be ideal with a zero delay.
The behavioral Spectre simulation results for the second-order KD1S topology are
shown in Figure 5.4. A sinusoidal input of amplitude of 400 mV and 3 MHz frequency
was used in the simulation. The integrator states are conﬁned to the range [0.3V, 0.9V ]
by design (here VDD = 1.2 V and VCM = 0.6 V ) . The simulated SQNR (Signal-to-
Quantization Noise Ratio) for a signal bandwidth of 6.25 MHz (i.e. Kpath ·OSR = 64)
is equal to 71.8 dB or 11.63 bits in resolution. Also the spurious tones are reduced,
when compared to the ﬁrst-order KD1S, leading to higher dynamic range (DR). The
simulated spurious free dynamic range (SFDR) in the signal band is 60 dB.
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Figure 5.4: Spectre behavioral simulation result for the second-order KD1S modulator
with ideal components. Here, fs = 100 MHz, Kpath = 8, fs,new = 800 MHz,
OSR = 8, and BW = 6.25 MHz. The quantizer and op-amps are ideal.
Figure 5.5 plots the histograms of the integrator states in the above designed second-
order KD1S modulator. We can observe that outputs of both the integrators are bounded
well within the desired [0.3V, 0.9V ] range.













First Integrator Output Histogram















Second Integrator Output Histogram
Figure 5.5: Histogram of the integrator states for the second-order KD1S modulator
for the response seen in Figure 5.4.
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5.2 Effects of the circuit non-idealities
The effects of the circuit non-idealities for the second-order KD1S modulator largely
follow the same criterion as described in Section 4.4. Here, we present the analytical
and simulation results which are speciﬁc to the second-order KD1S topology.
5.2.1 Finite Op-amp Unity-Gain Frequency ( fun)
Since we employ K-path integrators in the second-order KD1S modulator which have
a ﬁnite unity-gain frequency ( fun). This results in two additional poles in the loop ﬁlter
response of the modulator. The charge spreading ﬁlters, W1,2(z), appear in the signal








whereW1,2(z) are given by Equation 4.23 asW1,2(z) = 1−α01−γ0z−1 where α0 = e






α0 for each of the op-amps. Also here, H(z) = z
−1
1−z−1 is the transfer
function for an ideal delaying integrator and kq is the gain of the quantizer. The NTF
and STF for the second-order modulator are illustrated in Figure 5.6. Here, the STF
exhibits a low-pass response and is relatively ﬂat in the signal band (0.04 dB droop at















Second-Order KD1S NTF and STF
NTF
STF
Figure 5.6: NTF and STF for the second-order KD1S modulator with fs = 100 MHz,
Kpath = 8, fs,new = 800 MHz, fun = 38 fs,new = 300 MHz, OSR = 8, and
Tc =0.
The ideal second-order KD1S modulator topology discussed in Section 5.1.2 is now
simulated with op-amps having ﬁnite unity-gain bandwidth ( fun) with other circuit pa-
rameters remaining the same. A behavioral model of the op-amp is employed with
unity-gain frequency equal to fs = 38 fs,new = 300 MHz and with a DC gain (AOL) equal
to 60 dB. Slew rate limitations of the op-amp have not been included in the behavioral
model. Again, the comparator is assumed to be ideal with a zero delay. The effects of
a practical quantizer modeling is presented later in this chapter. The Spectre simula-
tion results for the second-order KD1S topology are shown in Figure 5.7. Here, due to
the presence of extra poles the NTF response is slightly sharper than the +40 dB/dec
slope seen in Figure 5.4. The simulated SQNR for a signal bandwidth of 6.25 MHz (i.e.
Kpath ·OSR = 64) is equal to 71.7 dB or 11.62 bits in resolution, which is almost the
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same as the performance seen for the ideal modulator response in Figure 5.4. Figure
5.8 plots the histograms of the integrator states and conﬁrms that the outputs of the both
the integrators are still bounded within 60% of the supply range.
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Figure 5.7: Spectre behavioral simulation result for the second-order KD1S modulator
with ideal components. Here, fs = 100 MHz, Kpath = 8, fs,new = 800 MHz,
OSR = 8, and BW = 6.25 MHz. The quantizer is ideal and has zero delay
(i.e. Tc = 0).
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Figure 5.8: Histogram of the integrator states for the second-order KD1S modulator
for the response seen in Figure 5.7.
The second-order KD1S modulator with the block diagram seen in Figure 5.3 was
also simulated in Matlab using the delta-sigma toolbox by incorporating the model for
120
the K-path integrator (refer to Section 6.4.3 for details on modeling). The design pa-
rameters are the same as used in the above design. The resulting SNDR of 69 dB (11.14
bits in resolution) is in close agreement with the results obtained by the Spectre sim-
ulations see in Figure 5.7. Also we can observe the additional two NTF poles due to
the charge spreading effects in the K-path integrators modeled byW (z). The maximum
stable amplitude from simulations is found to be (umax = 0.967) and the effective quan-
tizer gain is kq = 2.8. We will further use this Matlab model to study the stability of the
KD1S modulator with circuit non-idealities.












Second-Order KD1S Output Spectrum
SNDR = 68.8 dB 
ENOB = 11.14 bits 
@Kpath.OSR = 64












Figure 5.9: Matlab simulated PSD of the output and the NTF pole-zero plot for the
second-order KD1S modulator with fs = 100 MHz, Kpath = 8, fs,new = 800
MHz, fun = 38 fs,new = 300 MHz, OSR = 8, BW = 6.25 MHz, andTc =0.
Clearly for a single-bit quantizer, the quantizer gain kq depends upon the input signal
to the quantizer and leads to non-linear effects and movement of poles in the modulator
response. The effective quantizer gain is obtained through simulations by using the
relation kˆq =
E[|y|]
E[y2] . This estimated quantizer gain value is substituted in the NTF and
STF expressions. We can observe that the denominator of the NTF and STF in Equation
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5.5 is a fourth order polynomial and thus has four poles (see Figure 5.10). The locations
of the two extraneous poles, introduced due to the W1,2(z), depend upon the unity-gain
frequencies ( fun) of the two op-amps employed in the loop ﬁlter. As illustrated in Figure
5.10, the poles move inwards (away from the unit circle) and improve the modulator
stability as the fun is raised from 3 fs to 5 fs. This introduces a trade-off between the
power consumption in the op-amps and the modulator stability. This becomes more
critical when we consider the ﬁnite delay of the quantizer in our simulation model.
























(a) fun=3fs (b) fun=5fs
Figure 5.10: Effect of the op-amp fun on the pole location of the NTF and STF for a
second-order KD1S modulator.
5.2.2 Finite Op-amp Gain
The effects of the ﬁnite open-loop gain of the op-amps (AOL) for a ﬁrst-order KD1S
were covered in Section 4.4.2. The design criterion for the op-amp gain remains the
same as AOL > Kpath ·OSR for second-order KD1S modulator. This is illustrated in
Figure 5.11 where ﬁnite gain of the op-amp employed in the KD1S modulator with
fun = 38 · fs,new= 300 MHz and Kpath ·OSR = 64. Here, the SNDR drops from 68 dB
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to 65.8 dB as the AOL is reduced from 50 dB to 25 dB. Also by increasing the op-amp
gain beyond AOL > 20 · log10
(
Kpath ·OSR
) ≈ 40 dB, the enhancement in the SNDR is
less than 0.5 dB. Furthermore, the dead-band behavior in the second-order modulator is
severely reduced as the equivalent open-loop gain of the loop-ﬁlter is now proportional
to A2OL [23].













Second-Order KD1S Output Spectrum
AOL =   50 dB 
SNDR = 67.9 dB 
ENOB = 10.98 bits 
@Kpath.OSR = 64













Second-Order KD1S Output Spectrum
AOL =   25 dB 
SNDR = 65.8 dB 
ENOB = 10.64 bits 
@Kpath.OSR = 64
Figure 5.11: Simulated NTFs for the second-order KD1S modulator with the op-amp
open-loop gains (AOL) of 50 dB and 25 dB.
The accuracy requirements for the input integrator are high as any error introduced
at the input will limit the resulting modulator SNDR. Thus, the op-amp in the ﬁrst
integrator must be carefully designed to avoid slewing as seen in Section 4.4.3.
5.2.3 Real Quantizer Effects
The non-idealities involved in a practical quantizer were discussed in Section 4.4.4. The
ﬁnite delay, required by the comparator to make a decision on its input, sets the maxi-
mum sampling rate achievable by a KD1S modulator. This comparator delay is variable
and depends upon the input signal amplitude due to the limited gain of the regenerative
123
latch. In the simulation results shown in Figure 5.4, the comparator delay was assumed
to be equal to zero (i.e. Tc = 0) and 72 dB SNDR was obtained. Also the compara-
tor in the ﬁrst path (see Figure 5.2) was clocked on the phase φ2−1. This allowed the
state of the second integrator (v2) to be quantized and fed-back to the integrators’ input,
through the switched-capacitors, almost instantaneously. Then the loop-delay across
each of the integrators was equal to TsKpath (or z
−1). The feedback loop delay of TsKpath
leads to true noise-shaping with a single peak at Kpath fs/2. Next we consider a prac-
tical case where the comparator delay is Tc = Ts2Kpath and the ﬁrst comparator is clocked
on the phase φ2−1. Now the quantized feedback is returned to the integrator within the
current time-slice but with a Ts2Kpath delay. Figure 5.12 shows the simulated response of
the second-order KD1S modulator with Tc = Ts/2Kpath with other speciﬁcations being
the same as Figure 5.4. Here, the comparator delay has been modeled using Verilog-A
with a variable delay parameter. The resulting SNDR is 62.6 dB which is roughly 9
dB less than the ideal simulation seen in Figure 5.4. This results in a 1.5 bits loss in
resolution.
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Figure 5.12: Spectre simulated PSD (log and linear frequency scales) of the second-
order KD1S modulator with comparator delay Tc = 625 ps and the ﬁrst
comparator is clocked on φ2−1. Here, fs = 100 MHz, Kpath = 8, fs,new =
800 MHz, fun = 38 fs,new = 300 MHz, OSR = 8, and BW = 6.25 MHz.
The reduction in SNDR with a Ts2Kpath comparator delay is due to the fact that the
integrators in the modulator now receive the quantized feedback later and in the mean-
time the integrator’s output continue to move in the same direction as deﬁned by the
last output held in the comparator. Thus the current information fed to the integrators
have an information content from the past cycle with a Ts delay. Also the integrator
is not having the full TsKpath time-slice to make the initial push by the α0 partial settling
factor. These undesirable effects upset the ideal noise-shaping and causes ripples in
the NTF response and raise the noise ﬂoor in the signal band as seen in Figure 5.12.
Note that these ripples in the NTF response have peaks at odd multiples of fs/2 which
points to a loop delay of Ts for some of the information being fed back to the integrators.
Moreover, since the integrators do not receive the instantaneous quantized feedback, the
integrators states continue to move beyond the desired range. We can observe in Figure
5.13 that the histograms of the integrators states (their output nodes) have a wider spread
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than seen in Figure 5.5. Thus in order to keep the integrator states bounded within the
60% VDD range, we need to use more aggressive dynamic range scaling in the original
design.
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Figure 5.13: Histogram of the integrator states for the second-order KD1S modulator
for the response seen in Figure 5.12.
Next, the comparator delay is increased to a full time-slice (i.e. Tc = TsKpath ) while
the ﬁrst comparator is still clocked with phase φ2−1. The resulting spectrum is shown in
Figure 5.14 and the histogram of the integrator states is shown in Figure 5.15. Here, we
see that ripples in the NTF response at the odd multiples of fs/2 get more pronounced
and the SNDR drops further to 40.8 dB (i.e. 6.5 bits resolution). This is a case where
the noise-shaping ﬂow has been broken and the integrators mostly get information being
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Figure 5.14: Spectre simulated PSD (log and linear frequency scales) of the second-
order KD1S modulator with comparator delay Tc = 1.25ns and the ﬁrst
comparator is clocked on φ2−1. Here, fs = 100 MHz, Kpath = 8, fs,new =
800 MHz, fun = 38 fs,new = 300 MHz, OSR = 8, and BW = 6.25 MHz.
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Figure 5.15: Histogram of the integrator states for the second-order KD1S modulator
for the response seen in Figure 5.14.
Also this extra delay causes the integrators states to be spread over supply voltage
causing saturation in the ﬁrst integrator. This problem can be mitigated by changing
the clocking sequence of the comparators in such a way that the input to the integrators
contains the latest quantized feedback. This was shown for the ﬁrst-order KD1S mod-
ulator in Section 4.4.4. The modiﬁed comparator clocking is as shown in Figure 5.16
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where the comparator in the ﬁrst path is ﬁred on the phase φ1−4 instead of φ2−1. The


















Figure 5.16: The second-order KD1S modulator with modiﬁed clock scheme to ac-
commodate the Tc = Ts/Kpath (or z−1) delay in the comparator.
The resulting NTF response is shown in Figure 5.17 and the histograms for the
integrators states are shown in Figure 5.18. Here we see that the ripples in the NTF
response have disappeared, but the now the response shows two distinct lobes. These
lobes resemble the response of a double-sampling delta-sigma modulator. Also the
lobes are tilted towards the baseband due to the charge spreading response (W (z)) of
the K-path integrator. Here, the simulated SNDR is 52.4 dB and the resolution is 8.4
bits.
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Figure 5.17: Spectre simulated PSD (log and linear frequency scales) of the second-
order KD1S modulator with comparator delay Tc = 1.25 ns and the ﬁrst
comparator is clocked on φ1−4. Here, fs = 100 MHz, Kpath = 8, fs,new =
800 MHz, fun = 38 fs,new = 300 MHz, OSR = 8, and BW = 6.25 MHz.
The integrator states are bounded within the supply rails. However the output of the
ﬁrst integrator has excursions beyond 60% ofVDD due to excess delay in the comparator.
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Figure 5.18: Histogram of the integrator states for the second-order KD1S modulator
for the response seen in Figure 5.17.
This case, with a comparator delay of Tc = TsKpath (or z
−1), has been modeled in
Matlab and the resulting spectrum and pole-zero plot are shown in Figure 5.19. Note
that the SNDR is close to the results obtained from Spectre simulation in the Figure
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5.17. We can observe in the pole-zero plot that the poles are getting closer to the unit
circle and thus reducing the stability margin of the modulator.
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Figure 5.19: Matlab simulated PSD of the output and the NTF pole-zero plot for the
second-order KD1S modulator with fs,new = 800 MHz, fun = 38 fs,new,
Kpath = 8, OSR = 8, and Tc =1.25 ns (or z−1).
The Spectre simulated results for the second-order KD1S modulator are depicted in
Figure 5.20. Here we can see that the resolution drops rather linearly with an increase in
the comparator delay. The ideal resolution of 11.14 bits for the conversion bandwidth of
BW = 6.25MHz at Kpath ·OSR = 64 is not possible to achieve with practical circuitry.
However, we can achieve resolutions of 10.11 bits and 8.4 bits with comparator delays
of 625 ps and 1.25 ns respectively.
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ENOB vs Comparator Delay
Figure 5.20: Effective resolution (ENOB) vs the Comparator delay for the second-
order KD1S modulator measured with sinusoidal inputs. Here, the ef-
fective clock frequency is fs,new = 800 MHz and BW = 6.25 MHz.
Thus we can conclude that the best SNDR performance from a second-order KD1S is







5.2.4 Capacitor Mismatch and Clock Skew
In Section 4.4.5, the noise folding due to the capacitor mismatches and clock-phase
skew in the K-path integrator were analyzed. As seen in Figure 4.19 and from Equation
4.53, these mismatches cause the shaped quantization to fold back into the signal band
from frequencies at multiples of fs. In the second-order topology, the folding will also
occur at the input of the second integrator in the loop. This will result in additional
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noise appearing in the signal band and is described for the second-order modulator by





A1(k) · z−1STF(z) ·NTF(e j
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A2(k) · z−1STF2(z) ·NTF(e j
2πk
Kpath z) ·Qe(e j
2πk
Kpath z) (5.7)
where A1,2(k) are the distortion terms due to capacitor mismatch and clock-phase skew
in the the ﬁrst and second K-path integrators, and STF2 is the signal transfer function
from the input of the second integrator to its output. Figure 5.21 shows simulated
comparison between the KD1S modulator performance with Gaussian distributed phase
skew with 50 ps standard deviation (and with zero mean) and without phase skew. The
simulated response shows that the noise ﬂoor in the signal band increases due to the
noise folding effects causing a drop in SNDR by 6.5 dB or 1.08 bits in resolution.
Thus, the inherent anomalies due to the time-interleaved structure of the modulator
pose a stringent limit on the achievable modulator SNDR performance.
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Second-order KD1S Output Spectrum
SNDR = 67.8 dB     
ENOB = 10.96 bits  
@Kpath.OSR = 64 
(a) No clock phase skew (a) 50 ps rms phase skew
Folded noise
Figure 5.21: Spectre simulation showing the noise-folding due to clock-phase skew in
the second-order KD1S modulator. (a) Spectrum with no phase skew, (b)
spectrum with Gaussian distributed phase skew with 50 ps standard devi-
ation. Here, fs = 100 MHz, Kpath = 8, fs,new = 800 MHz, fun = 38 fs,new =
300 MHz, OSR = 8, and BW = 6.25 MHz.
5.2.5 Clock Jitter
The discussion on the effects of clock jitter in the ﬁrst-order KD1S modulator (see
Section 4.4.6) also pertain to the second-order topology.
5.3 Conclusion
A second-order KD1S modulator design has been presented and analyzed and simulated
for op-amp and comparator non-idealities. In order to achieve a stable second-order
modulator, a CIFB topology with an extra feed-back branch to the second integrator is
employed. The response of the K-path integrator was analytically modeled and dynamic
range scaling was employed to ensure that the integrator outputs remain in the linear
region.
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CHAPTER 6 SYNTHESIS OF HIGHER-ORDER KD1S MODULATORS
In this chapter, higher-order delta-sigma modulation is brieﬂy explained along with
the generic modulator topologies pertaining to KD1S modulators. A short tutorial on
the internal working of the delta-sigma toolbox [25] is provided. A state-space based
embedding method is introduced which allows systematic synthesis and simulation of
higher-order KD1S modulators.
6.1 Higher-order Delta-Sigma Modulators
Delta-sigma modulators with an order greater than two lead to more aggressive noise
shaping and thus better performance. However, these beneﬁts arrive at the cost of more
circuitry and reduced input signal range. The generalized delta-sigma modulator is
described by a two input loop-ﬁlter given by [23]
Y (z) = L0(z)U(z)+L1(z)V (z) (6.1)
whereU(z) is the input signal andV (z) is the quantized output fedback through a DAC.
The output of the modulator (V (z)) is related to the loop-ﬁlter’s output (Y (z)) by [23]
V (z) = Y (z)+EQ(z) (6.2)
where EQ(z) is the additive linearized model of the quantization noise added by the
quantizer. Using the above two equations the modulator’s linearized output is given in
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terms of the inputs as
Y (z) = STF(z)U(z)+NTF(z)EQ(z) (6.3)












L1(z) = 1− 1NTF(z) (6.5)









Figure 6.1: A generalized structure of a delta-sigma modulator.
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From Equation 6.5, we can deduce that for the NTF to be low in the signal band
( f = 0 to fB, where fB =
fs
2·OSR ) L1(z) must be large in the signal band with a low-
pass response. Also L0(z) should be large in the signal band so as to maintain the
STF response close to unity. This implies that both L0 and L1 must have poles in the
same vicinity. Since L0 and L1 share the same circuitry, these poles are usually co-
incident and form the zero of the NTF. However, the zeros of L0 and L1 are generally
distinct. In the simplest case, for a Lth order modulator, where the NTF(z) =
(
1− z−1)L








where the poles of both L0 and L1 are located on the unit circle , at z = 1. On the
other hand, for L0, the (L− k) zeros are located at z = 0 while the remaining k zeros
are located at inﬁnity [23]. The zeros of L1 are given by the roots of the equation(








, l = 1,2, ...,L−1 (6.7)






and the maximum signal-to-quantization noise ratio (SQ NR) is expressed as [23]






From the above equation, it can be deduced that for a higher oversampling ratio (OSR),




bits per doubling in OSR. Thus increasing the order of
the modulator has a direct impact on the achievable resolution.
6.1.1 Stability Considerations and Multi-Bit Modulators
Equation 6.3 depicts the linearized model of the delta-sigma modulator where the stabil-
ity of the modulator depends only upon the loop-gain L1(z) and thus the NTF. However,
we need to accommodate the non-linear behavior of the quantizer in order to gain fur-
ther insight into the modulator stability. Also the stability depends upon the amplitude
of the input signal, u(n), as a large enough input can lead to integrator saturation and
quantizer overload, which in turn destabilizes the modulator loop. This effect of un-
bounded input signal amplitude on the modulator stability has been discussed earlier in
Section 5.1.1 for the second-order modulators.
For the delta-sigma modulators with single-bit quantizer, a heuristic result called
Lee’s criterion states that modulator is likely to be stable if the out-of-band gain (OBG)
follows the condition that OBG= max
∣∣NTF (e jω)∣∣< 1.5 [24]. However, this is neither
necessary nor sufﬁcient condition but it serves as a simple design rule [23] and the
modulator stability must be conﬁrmed through extensive simulations.
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So far we have assumed that the gain (kq) of the quantizer is constant and equal to
unity. However the gain of the quantizer strongly depends upon its input. As illustrated
in Figure 6.2, the gain of a single-bit quantizer varies widely with its input due to the
hard non-linearity. However for the multi-bit quantizer case, the quantizer gain is re-
stricted to a narrower range, which gets tighter as the quantizer levels are increased. The
statistics of the quantizer gain depends upon the PD of its input, fY (y), in the closed-









Figure 6.2: Illustration of the variation of quantizer gain with respect to the input signal
for (a) a single-bit quantizer and (b) a multi-bit quantizer.












where NTF1(z) is the noise-transfer function with a constant quantizer gain of 1. Figure
6.3 shows the root locus of a third-order modulator with the quantizer gain kq varying
from 0 to 1. We can observe that the for values of kq < 0.34, a pair of poles of NTF are
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out of the unit circle and thus rendering the modulator unstable. The low quantizer gain
results due to quantizer overload, when the amplitude of the quantizer input exceeds its
output range. Also, we can observe that a large variation in quantizer gain undermines
the stability of a higher-order modulator.














Figure 6.3: Root locus of the NTF for a third-order modulator with varying quantizer
gain.
A single-bit modulator results in a simple quantizer design where only a single
comparator is employed for quantization. A single bit quantizer does away with the
circuitry required for offset cancellation and bubble correction in a Flash ADC. Also
the corresponding single-bit DAC is inherently linear due to only two possible output
levels which further does away with logic and element redundancy dedicated to dy-
namic element mismatch shaping (DEM). Thus, the KD1S modulators discussed in the
dissertation employ single-bit quantizers. Also notice that the use of multi-bit quan-
tizers for each path in a KD1S will be prohibitive due to large layout area and power
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consumption. However, it is instructive to cover the beneﬁts of the multi-bit quantizers
to complete the discussion on higher-order modulators. The advantages offered by the
multi-bit quantizer over their single-bit counterparts are as follows [23]:
1. Lower In-Band Quantization Noise: The multi-bit quantizer increases the modu-
lator SQNR by 6 dB for every bit increase in its resolution. This correspondingly
lowers the quantization noise ﬂoor and directly increases the SNDR. Also the
roll-off requirements on the decimation ﬁlter, used to suppress the out of band
noise, are relaxed.
2. Linear Loop Filter Behavior: As illustrated earlier, the variations in the gain are
reduced in a multi-bit quantizer. This makes the modulator loop more linear
and stable. Also, now the real modulator response closely follows the predicted
performance of the linearized model and the design is more robust. This is also
useful in the case of the cascaded (or MASH) modulator, where the design of the
noise cancellation ﬁlter (NCF) can be done using the simple linear analysis and
the noise leakage due to the variations in the effective NTFs is minimized. Thus,
from a system design perspective multi-bit quantizers are preferable.
3. Aggressive Noise Shaping: Since the loop stability is more robust with a multi-bit
quantizer, an aggressive NTF can now be employed in the design with an out-of-
band gain (OBG) greater than 1.5. This fact is extremely useful when designing
5th or higher order modulators where signiﬁcantly large resolution is desired with
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a relatively lower OSR (i.e. wideband high-resolution conversion). Here a 11 to
16 level quantizer can help achieve over 60 dB SNDR with an OSR of 8 [10].
4. Lower Slew Rate Requirements in the Loop-Filter: Since the DAC feedback to
the loop ﬁlter changes in smaller steps (LSB = Vrange/2N) when using a multi-
bit design, the slew rate requirements on the input op-amp (the golden op-amp
which sets the overall linearity of the modulator) are reduced. This also relaxes
the linearity requirements on the input loop ﬁlter L0(z).
5. Higher Maximum Stable Amplitude: When using multi-bit quantizer, the max-
imum stable amplitude (MSA) of the input tolerated by the modulator can be
large. This is due to the fact that the smaller LSB values result in higher tolerance
to loop-ﬁlter saturation and quantizer overload.
6. Reduced Jitter-Noise Sensitivity: In the case of continuous-time modulators, the
in-band noise due to clock jitter with NRZ DAC pulse shape is given by [41]









which is clearly reduced when higher quantizer resolution is employed. This is
due to the fact that the amount of DAC pulse-width difference (δy[n] = y[n]−
y[n−1]) modulated by the clock jitter is reduced when more quantization levels
are used. Thus multi-bit quantizers have become ubiquitous in CT DSM design
[41, 42].
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6.2 NTF Pole and Zero Optimization
NTF pole and zero optimization is an important technique for synthesis of high-resolution,
higher-order modulators. In the simple example seen in Section 6.1 the NTF was of the
form
(
1− z−1)L and all the zeros were located at z = 1 and the poles were at z = 0 .
Now if we intelligently spread these zeros around in the signal band and also move the
poles to surround the zeros while being within the unit circle, signiﬁcant improvements
in SQNR can be achieved. This NTF pole and zero optimization is done using the
delta-sigma toolbox [25] in Matlab and is its algorithm is detailed in [23]. Figure 6.4
compares the spectra of a single-bit third-order DSM with OSR = 64 with and without
NTF (zero and pole) optimization. The locations of the NTF zeros as the result of the












5th-Order DSM Output Spectrum
SNDR = 89.1 dB 














5th-Order DSM Output Spectrum
SNDR = 78.9 dB 
ENOB = 12.82 bits 
@OSR = 64
Figure 6.4: Example of NTF zero and pole optimization. Here a third-order single-bit
delta-sigma modulator is synthesized for OSR = 64.
Here, we can observe that the SQNR is increased by roughly 10 dB resulting in
1.7 bits increase in resolution. Further, we observe that the noise ﬂoor in the later case
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is raised and the NTF notch in the signal band is ﬂattened out. This relaxes the gain
requirements on the op-amps in the loop-ﬁlter.




















Figure 6.5: NTF zero spreading in the signal band with SQNR optimization.
6.3 Loop-ﬁlter Architectures
There are many generalized structures to realize the higher-order delta-sigma modula-
tors. We know that the KD1S modulators utilize K-path integrators which result in a
delay of Ts/Kpath (or z−1) for the partial settling. Thus in this section two topologies
employing delaying integrators, which are pertinent to the KD1S implementation, are
described. The ﬁrst loop-ﬁlter architecture, shown in Figure 6.6, is called Cascade of
Integrators with Distributed FeedBack (CIFB) [23]. This topology comprises of a cas-
cade of L delaying integrators. The feedback and signal inputs are fed into each of the
integrators with weight factor coefﬁcients ai and bi (ai,bi > 0). For now, assume that










b1 +b2 (z−1)+ · · ·+bN+1 (z−1)N
(z−1)N (6.12)







= −a1 +a2 (z−1)+ · · ·+aN (z−1)
N−1
(z−1)N (6.13)







where the denominator is expressed as
D(z) = a1 +a2 (z−1)+ · · ·+aN (z−1)N−1 +(z−1)N (6.15)
From the above two equations, we can observe that the zeros of the NTF are located at
z = 1 which is at DC. The locations of the poles is controlled by the coefﬁcients ai. The




b1 +b2 (z−1)+ · · ·+bN+1 (z−1)N
D(z)
(6.16)
Here we see that the poles of the STF are same as that of the NTF and are determined





















Figure 6.6: CIFB (Cascade of Integrators with Distributed FeedBack) modulator topo-
logy.
An important case is when bi = ai for ∀i≤ N and bN+1 = 1, then the STF is exactly
equal to 1 and the modulator’s output is equal to
V (z) =U(z)+NTF(z)EQ(z) (6.17)
For this condition, the modulator input signal u[n] is not processed by any of the integra-
tors. The loop ﬁlter only acts on the quantization noise e(n). Due to this the integrator
swings are reduced and the integrator non-linearities do not introduce distortion into
the signal path. The amount of quantization noise processed by the loop-ﬁlter is further
reduced when multi-bit quantizers are employed [23].
So far the NTF zeros have been designed to be located at DC (z = 1). In Section 6.2,
it was shown that by distributing these zeros appropriately in the signal band, signiﬁcant
improvements in SQNR can be achieved. Now, in Figure 6.6, consider gi to be non-
zero. Now, we observe that the middle two integrators, together form a second-order
resonator with the locations of the zeroes being determined by g1. The transfer function
of the ﬁrst resonator in the ﬁgure is given by [23]
R1(z) =− a1z+a2(z−1)z2−2z+(1+g1) (6.18)
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here the zeroes are located at z = 1± j√g1. Even though the resonators are individually
unstable, when embedded in a well designed feedback system, they do not exhibit local
oscillations. In Figure 6.6, the coefﬁcients ci are obtained as a result of dynamic range
scaling (DRS), discussed later in Section 6.4.4. A systematic loop-ﬁlter design method
with NTF zero optimization is detailed in [23] and is implemented in the delta-sigma
toolbox [25].
Instead of using a feedback structure to realize the loop-ﬁlters L0 and L1 given by
Equations 6.12 and 6.13 respectively, a feed-forward structure can also be employed.
Figure 6.7 shows a third-order modulator with delaying integrators and feed-forward



















Figure 6.7: CIFF (Cascade of Integrators with distributed FeedForward) modulator to-
pology.
We can observe that the feedback ﬁlter transfer function is given by [23]
L1(z) =−a1I(z)−a2I2(z)−·· ·−aNIN(z) (6.19)
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where I(z) = z
−1
1−z−1 is the transfer function of the delaying integrator. Similarly, the















+ · · ·+bN+1 (6.20)
For this structure when bi = 0, i = 2, . . . ,N and b1 = bN+1 = 1, we have L0(z) = 1−
L1(z) which leads to STF(z) = 1. Again, for this condition, the input to the loop-ﬁlter
satisﬁes
U(z)−V (z) =−NTF(z)EQ(z) (6.21)
which implies that the loop-ﬁlter processes only the quantization noise and not the input
signal. Thus, this loop-ﬁlter has the property of low distortion and relaxed performance
requirement for the op-amps. The branches gi are added for NTF zero optimization and
coeffcients ci are introduced to accommodate dynamic range scaling.
6.4 Synthesis Procedure for KD1S Modulators
The delta-sigma toolbox in Matlab is widely used to rapidly synthesize and simulate
delta-sigma modulator topologies. The synthesis process yields the loop-ﬁlter coefﬁ-
cients for the modular topology designed for a given set of speciﬁcations. These re-
sulting ﬁlter co-efﬁcients are mapped to a switched-capacitor ﬁlter for discrete-time
implementation, and to either op-amp-R or gm-C ﬁlter for the continuous-time imple-
mentation of the modulator. The toolbox internally employs constructs and techniques
from linear systems theory to describe the loop-ﬁlter topologies. In this section, a short
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background on the working of the toolbox is provided. Further this toolbox is extended
to synthesize and simulate generalized higher-order KD1S modulators.
6.4.1 The ABCD Matrix
The delta-sigma toolbox internally uses ABCD matrix to represent the linear part of the
modulator, which are the loop-ﬁlters L0 and L1, as illustrated in 6.8. The ABCD matrix
representation of the loop-ﬁlter is indispensable for linear operations like dynamic range
scaling, automated design mapping and for rapid discrete-time simulation of the mod-
ulator architectures. The ABCD matrix is a combination of four sub-matrices which
describe the dynamics of any discrete-time linear system. The state-space equations for













where x(n) ∈ RM×1 is the state vector at time n for an Mth-order modulator. The matrix
A ∈ RM×M deﬁnes the interconnections withing the loop ﬁlter. The matrix B ∈ RM×2
describes how the modulator input u[n] and the feedback DAC output v[n] are applied
to the loop ﬁlter H(z). The matrices C ∈ R1×M and D ∈ R1×2 describe the computation






Figure 6.8: The ABCD Matrix representation of the loop-ﬁlter in a delta-sigma modu-
lator.





The delta-sigma toolbox evaluates the equivalent closed-loop ABCD matrix, ABCDcl
as
Acl = A+ kqB2C
Bcl =
[












and D1 is the ﬁrst column element of D =[
D1 D2
]
. Here, it is assumed that the quantizer delay (z−1/2) has been absorbed
into the last integrator delay of z−1/2 and thus the quantizer only introduces a gain of






⎥⎥⎦=Ccl (z−1I−Acl)−1Bcl +Dcl (6.25)
6.4.2 K-path Integrator Modeling
Discrete-time loop-ﬁlter topology is comprised of ideal integrators holding the state of
the linear system, and the loop-ﬁlter topology is deﬁned by their cross-connections.
So far we assumed that the integrators have an ideal frequency response. However,
in reality these integrators are implemented using real op-amps which introduce their
characteristic non-idealities. The linear non-idealities of the op-amps can in turn be
modeled using a state space model with order greater than unity. This concept was
introduced for continuous-time loop-ﬁlter in [54]. However, here we try to model the
K-path integrator with a discrete-time linear state space model. The behavior of all the
K-SCIs in the loop-ﬁlter can be described by the generalized state-space model
x[n+1] = Aintx[n]+BintP[n]
O[n] = Cintx[n] (6.26)
where x[n] is now the new state vector of the KD1S loop-ﬁlter with the K-SCI non-
idealities. Here, P[n] is a vector containing the inputs to all the integrators, and Q[n] is a
vector of the outputs of each of the integrators. From Eq. 4.22, the transfer function of




1−γ0z−1 . This transfer function is modeled with
a combination of delaying and non-delaying integrators as shown in Figure 6.9. The
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output q of the integrator is a linear combination of the internal states x1 and x2, and is
given by
q[n] = (1−α0)x1[n]+ γ0x2[n] (6.27)
























Figure 6.9: A discrete-time linear system representation of the K-path integrator.
Note that if we just picked the output as q[n] = x2[n] , an additional delay would




1−γ0z−1 . For this

















We can further modify this model to include the effects of the ﬁnite op-amp gain given




















≈ 1− CICF · 1AOL .
For a system with more than one integrator, the combined state-space representation
for the K-path integrators can be derived from the ABCD representation for a single
integrator. This is illustrated in Figure 6.10. Here, each of the non-ideal integrators
have individual inputs pi and outputs qi forming the input vector P and output vectors
Q respectively. The equivalent A matrix for all the op-amps is obtained by doubling the
system order and then by substituting the Aint1 matrix (which was derived in Equation
6.28 for a single integrator) along the diagonals. The remaining B,C, and D matrices are









Figure 6.10: Illustration of the generalized ABCD matrix for a set of M integrators, (a)
individual ABCD matrices for the integrators with individual inputs and
outputs, (b) combined ABCD matrix for all the integrators.
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For example, for a second-order KD1S modulator the integrator, the loop-ﬁlter










1 0 0 0 1 0
1−α01 γ01 0 0 0 0
0 0 1 0 0 1
0 0 1−α02 γ02 0 0
1−α01 γ01 0 0 0 0




Note that the order of this state-space representation of the K-path op-amps in a
second order modulator has an order equal to 4, which is double the order of the ideal
second order modulator system. Similarly, the for a third-order KD1S loop-ﬁlter the
ABCD matrix can be deduced to be given by⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
p1 0 0 0 0 0 p1 0 0
1−α01 γ01 0 0 0 0 0 0 0
0 0 p2 0 0 0 0 p2 0
0 0 1−α02 γ02 0 0 0 0 0
0 0 0 0 p3 0 0 0 p3
0 0 0 0 1−α03 γ03 0 0 0
1−α01 γ01 0 0 0 0 0 0 0
0 0 1−α02 γ02 0 0 0 0 0





Here, α0i , γ0i and pi are the settling coefﬁcient α0, additional pole γ0 and the pole
modiﬁcation due to the ﬁnite op-amp gain p for the ith K-path integrator used in the
modulator.
6.4.3 The State-Space Embedding Method
The KD1S modulator can be designed by appropriately modifying an equivalent single-
path DSM and by incorporating the analytical results for the K-path switched-capacitor
integrator (K-SCI). It can be observed that in a KD1S modulator, there is always a delay
of Ts/K time-slice (or z−1 delay for K fs clock rate). Due to this, the KD1S modulator
can only be realized by using the CIFB (cascade of integrators, feedback form) and
CIFF (cascade of integrators, feed-forward form) topologies. Now, we need to account
for the charge-spreading ﬁlter in the K-SCIs used in the modulator. This problem is
analogous to the simulation of continuous-time (CT) delta-sigma modulators where op-
amp non-idealities are an important concern. A ‘lifting’ or ‘embedding’ method has
been devised for continuous-time state-space of the CT-DSMs in [54]. Here, the linear
state-space model for the non-ideal op-amp is embedded into the ideal loop-ﬁlter state-
space representation. This method has been applied to the discrete-time case of KD1S
in order to incorporate the non-idealities (i.e. the additional pole at z = γ0, gain scaling
by (1−α0) and the effect of ﬁnite op-amps gain) of the K-SCI. This method leads
to quick system level simulation of the KD1S modulators without going through the
full-ﬂedged behavioral or circuit level implementation. The embedding of the K-SCI
state-space model into the overall loop-ﬁlter is graphically illustrated in Figure 6.4.3.
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Lets say that the input to all the integrators in the DSM loop-ﬁlter is P[n] and the
output of all the integrators is O[n]. This changes the state-space representation of the
loop-ﬁlter to
P[n] = x[n+1]−x[n] = (A− I)O[n]+BU[n]





. Here, the relation (x[n+ 1] = x[n] + P[n]) is utilized
to relate the states x[n] of the loop-ﬁlter and the inputs P[n] to the integrators. This
relationship is illustrated in Figure 6.11. Combining Equations 6.33 and 6.26, we obtain
the state-space model for the overall KD1S modulator as
x[n+1] = [Aint +Bint(A− I)Cint ]x(n)+BintBU[n]
y(n) = CCintx(n)+DU[n] (6.34)
Thus, the embedding process on a ﬁrst-order KD1S modulator results in the ABCD










The resulting KD1S modulator, after the embedding process, is shown in Figure 6.12.
The modiﬁed state-space model for KD1S, as speciﬁed in Eq. 6.34, has been imple-
mented in Matlab by extending the delta-sigma toolbox functionality. A representative




















Figure 6.12: The equivalent ABCD matrix representation for a KD1S loop-ﬁlter after
incorporating the integrator non-idealities.
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The quantizer delay is modeled in the toolbox simulation code where a delay of z−1
can be inserted. However, fractional comparator delay (i.e. 0 < Tc < Ts/Kpath) is not
currently implemented as it is difﬁcult to model the effects of a variable quantizer delay
in a discrete-time simulation. A method for simulation of excess loop-delay (ELD)
effects in continuous-time DSMs has been proposed in [54], which can be ported for
KD1S modulators in future. At present, Spectre simulation is recommended on the
synthesized KD1S modulator to study the effects of quantizer non-idealities.
6.4.4 Dynamic Range Scaling
Dynamic range scaling (DRS) is an important step when designing practical delta-sigma
modulators. In DRS, the ABCD matrix of the loop-ﬁlter is scaled so that the individual
state maxima are bounded by a speciﬁed limit xlim. The value of xlim is selected such
that the op-amp outputs lie within the xlim ·VDD range and linear operation of the loop-
ﬁlter is assured. This value is usually selected to be around 0.5 to 0.7 depending upon
the op-amp design. The maximum stable amplitude (umax) is also obtained as a result




maxima xmax,i to xlim are estimated through simulations. Then, the diagonal scaling
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Then S is applied on the state vector to obtain the scaled state vector xs = Sx. This
ensures that all the states are bounded within xlim. The resulting ABCD matrix after








The above described range scaling process is illustrated in Figure 6.13 where a single















Figure 6.13: Dynamic range scaling of a loop-ﬁlter state from xi to xi/r.
6.4.5 Mapping to a Loop-ﬁlter Architecture
To summarize the synthesis procedure developed in the chapter, the process of design-
ing a generalized higher-order KD1S modulator can be summarized as follows:
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1. Using the modiﬁed delta-sigma toolbox, synthesize a NTF zero optimized, single-
path modulator for a given order with an effective oversampling ratio equal to
Kpath ·OSR.
2. Apply dynamic range scaling on the ABCD matrix of the synthesized loop-ﬁlter
to restrict the loop-ﬁlter states to xlim.
3. Map the scaled ABCD matrix to either CIFB or CIFF modulator topology.
4. Find the ABCDint matrix to represent all the K-path SCIs in the loop-ﬁlter.
5. Use the ABCDint matrix to ﬁnd the overall ABCD matrix for the KD1S modulator
(i.e. ABCD1) using Eq. 6.34.
6. Simulate the modulator with the loop-ﬁlter deﬁned by ABCD1. If the simulated
integrator states exceed xmax, revisit Step 2 with a lower value of xmax.
7. Using simulations, estimate the effective gain of the quantizer (kq) employed in
the modulator as kq =
E[|y|]
E[y2] .
8. Evaluate the NTF and STF for the synthesized KD1S modulator using the esti-
mated kq value.
9. Plot their pole-zero plot (root locus) and simulate the modulator to test for its
stability.
10. Iteratively adjust the fun of the op-amps to optimize the power consumption and
stability of the designed KD1S modulator.
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6.5 Simulation Results
In order to demonstrate the efﬁcacy of the higher-order KD1S modulator synthe-
sis procedure, outlined in the last section, a second-order CIFB and a third-order CIFF
KD1S modulators with NTF zero optimization have been synthesized. For these mod-
ulators a Kpath = 8 paths are employed with an effective oversampling ratio of Kpath ·
OSR = 64. An 8-phase clock operating at a frequency of fs = 100MHz is used which
results in an effective sampling frequency fs,new = 800MHz. Here, the signal band-
width in equal to 6.25 MHz. The comparators in the quantizer are assumed to be able to
settle completely in Ts/Kpath = 1.25ns with negligible small-input metastability. How-
ever, the unity gain frequency of each of the op-amps is constrained to a small multiple
of the clock frequency fs.
6.5.1 A Second-order CIFB KD1S Modulator with NTF Zero Optimization
A second-order NTF-zero optimized CIFB KD1S modulator block diagram is shown
in Fig. 6.14. The synthesis procedure described in the last section is applied to obtain
the loop-ﬁlter parameter vectors a, b, c and g. Here a1 = 0.125, a2 = 0.1, b1 = 0.125,
c1 = 0.223, c2 = 7.66 and g1 = 0.04≈ 0. For this design, the op-amp gain-bandwidths
are chosen to be equal to 3 fs= 300MHz). The design is dynamic range scaled so as to
bound the integrator state within xlim = 0.6 times the supply voltage. The simulation
results for the designed modulator are illustrated in Fig. 6.15. The simulation shows an
SNDR equal to 73.7 dB or a resolution of 11.94 bits. The maximum stable amplitude
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Figure 6.14: The synthesized second-order, single-bit, NTF-zero optimized CIFB
KD1S modulator.
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Figure 6.15: Simulated PSD of the output and the NTF pole-zero plot for the second-
order CIFB-type KD1S modulator. Here, fs = 100 MHz, Kpath = 8,
fs,new = 800 MHz, OSR = 8, and BW = 6.25 MHz.
In order to verify the conformance of the state-space model with the real circuit
implementation, the second-order KD1S modulator was implemented using switched-
capacitors and with an op-amp fun = 300MHz and gain AOL = 60 dB (see Fig. 6.16).
The resulting Spectre simulation results are illustrated in Fig. 6.17. The resulting noise
transfer function, with ﬁnite op-amp gain-bandwidth, is very close to the analytical























fun = 300 MHz fun = 300 MHz
Figure 6.16: A concise representation of the singly-ended, switched-capacitor imple-
mentation of the second-order KD1S modulator seen in Fig. 6.15.
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Second-order KD1S Output Spectrum
SNDR = 74.5 dB     
ENOB = 12.08 bits  
@Kpath.OSR = 64 
Figure 6.17: Spectre simulated spectrum for the second-order KD1S modulator imple-
mented with switched-capacitors and fun limited op-amp (log and linear
frequency axes). Here, fs = 100 MHz, Kpath = 8, fs,new = 800 MHz,
OSR = 8, and BW = 6.25 MHz.
6.5.2 A Third-order CIFF KD1S Modulator
Feed-forward type (CIFF) modulators have been widely employed to realize wide-
band (low-OSR) data-conversion with lower signal distortion. However the CIFF topolo-
gies require a fast, low-distortion adder at the input of the quantizer [23]. A third-order
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KD1S modulator has been synthesized and illustrated in Fig. 6.18 to further demon-
strate the synthesis algorithm. Here a1 = 2.85, a2 = 2.85, a3 = 2.35, b1 = 2.8, b4 = 1,
c1 = 0.28, c2 = 0.36, c3 = 0.18 and g1 = 0.008≈ 0. In order to stabilize the modulator
the op-amps are designed with a gain-bandwidth equal to 5 fs = 500MHz to keep the
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Figure 6.18: The synthesized third-order, single-bit CIFF KD1S modulator.
The simulation results for the third-order modulator show an SNR equal to 77.3
dB or a resolution of 12.55 bits. The maximum stable amplitude was estimated to be
equal to umax = 0.84. Note that the NTF poles are closer to the unit circle and for low
quantizer gain, may move out and thus render the modulator unstable.
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Figure 6.19: Simulated output PSD and the NTF pole-zero plot for the third-order
CIFF-type KD1S modulator. Here, fs = 100 MHz, Kpath = 8, fs,new = 800
MHz, OSR = 8, and BW = 6.25 MHz.
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6.6 Comparison with conventional DSMs
Table 6.1 compares the contemporary Delta-Sigma modulator topologies with the KD1S
modulator topology. An attempt has been made to relate process, transistor transition
frequency ( fT ) to the maximum attainable sampling frequency. The expressions and
values for the continuous-time DSM are from [48]. Here, the increase in number of
bits Ninc with Kpath and OSR is assuming that the quantizer delay is small compared to
Ts/Kpath.
It must be noted that due to the irregular NTF spectrum of the KD1S, cascading (or
MASH-ing) of KD1S stages is difﬁcult. This is due to the fact that it is untenable to
design the noise cancellation ﬁlter (NCF) for the NTF response with irregular ripples.
However, further time-interleaving or cross-coupling of KD1S modulators is possible
due to the switched-capacitor implementation. Moreover, since the KD1S modulator
employs a single-bit (time-interleaved) quantizer, the stability of the third or higher-
order KD1S with inherently large variation in quantizer gain is an important concern.
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Table 6.1: Comparison of the KD1S Modulator with DT- and CT-DSMs.
Discrete-time DSM Continuous-time DSM KD1S Modulator
Output code rate fs fs fs,new = Kpath fs












settling in Ts/2 interval)
fs,max is limited by Op-amp fun: ≈ fT50
Excess loop delay and



















Insensitive to clock jitter Sensitive to clock jitter
Low sensitivity to clock
jitter
Process variation
Ratio of Capacitors: <
0.1%
RC time constant: 30%
Ratio of Capacitors: <
0.1%



























and phase skew lead to
noise folding into signal
band
Timing issues
None as long as the
integrators in the
modulator settle
Excess loop delay issues,
may need to adjust ﬁlter
coefﬁcients
Minimal as long as
comparator delay is
smaller than 1/2 fs,new.
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6.7 Conclusion
A novel state-space based synthesis method has been proposed to realize higher-order
KD1S modulators with any generalized topology. This method enables rapidly syn-
thesis wideband KD1S modulators without designing their circuit level implementation
and then simulating them to determine their stability. Second- and third-order feedback
and feed-forward type KD1S modulators are designed to demonstrate the proposed syn-
thesis method.
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CHAPTER 7 CHIP DESIGN AND TESTING
7.1 Introduction
This chapter presents the design of the prototype chips used to evaluate the performance
of the KD1S modulators presented in the earlier chapters. The prototype chips were
implemented using On Semiconductor’s 500-nm CMOS technology with a minimum
drawn length of 600-nm for NMOS and PMOS operating at a nominal supply voltage
of 5 V. The threshold voltages for the NMOS and PMOS are 880 mV and 925 mV re-
spectively. This process provides 3- metal layers for routing and features poly1-poly2
capacitors with a density of 2.5 f F/μm2. The fabricated chips contain single-ended
ﬁrst- and second-order KD1S modulators. The KD1S modulators on the chips em-
ployed multi-phase non-overlapping clock generation circuits. The design of the circuit
blocks employed in the KD1S modulator chips are described below.
7.2 Delay-Locked Loop for Multi-phase Clock Generation
A delay-locked loop (DLL) is employed for generation of multiple clock phases which
are equally spaced in time. The block diagram of the DLL is shown in Figure 7.1.
The DLL employs a negative feedback loop that keeps the input reference clock CLKin
(with phase φin) synchronized with the delayed clock CLKout (with phase φout). The
phase frequency detector (PFD) in the feedback loop compares the input and output
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clock phases and outputs ’UP’ or ’DN (i.e. Down)’ digital signals depending whether
the rising edge of the clock input (CLK) leads or lags the delayed clock input (DCLK).
The UP and DN outputs of the PFD are combined using a charge pump (CP) and low-
pass ﬁltered (or averaged) using the loop-ﬁlter. The output of the loop-ﬁlter controls
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(φin)
Figure 7.1: Block diagram of the delay-locked loop (DLL) used for multi-phase clock
generation.
The input clock (CLKin) is delayed using a VCDL by time t0 until the output phase
φout is synchronized with the input phase φin. The large loop-gain of the feedback loop
forces the phase error (φin−φout) to be close to zero which results in the phases φin and
φout to be perfectly aligned. After synchronization is achieved, the delay in the VCDL
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is equal to the time-period of the input clock i.e. t0 = Tclk, where Tclk is the time-period
of the input clock. The VCDL is comprised of eight identical delay elements in series
and thus after synchronization, the delay across each of the delay elements is equal to
Tclk
8 . These delayed clock phases tapped from the VCDL form the 8-phase clock with
the clock phases φ [0 : 7] that are equi-spaced in time [46].
Since the DLL uses a VCDL as opposed to a VCO (voltage-controlled oscillator),
the resulting jitter in clock phases due to the phase noise of the VCO is avoided. Also,
when using a VCO, the power and supply ground noise modulate the oscillation fre-
quency which leads to a signiﬁcant amount of clock jitter. This can be understood by
the fact that the clock phase is an integral of the frequency and any variation in the
VCO frequency will cause larger variation in the phase. On the other hand, VCDL is
less susceptible to supply noise induced jitter than a VCO as the supply noise linearly
modulates the phase and the corrupted clock edges (zero crossings) disappear at the end
of the delay line instead of being recirculated into the loop [46].
The output phase φout is related to the input phase φin to the VCDL as
φout = φin +
2πt0
Tclk
= φin +ωclkt0 (7.1)
where ωclk = 2πTclk . The delay, t0, offered by the VCDL is related to its analog control
voltage (Vindel) as
t0 = KV ·Vindel (7.2)
169






where Ipump is the bias current in the charge pump current source and sink. The loop-























which is a ﬁrst-order response. If there is a step change in the input clock phase given







where τ is the time-constant of the ﬁrst-order loop. The time taken for the DLL to
respond to the step in phase is
Tr = 2.2τ = 2.2 · C1TclkKV Ipump (7.7)
which means that the DLL takes 2.2 C1KV Ipump clock cycles to lock. The DLL response time
can be reduced by decreasing the ratio C1Ipump which will increase the ripple in the VCDL
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control voltage and hence causing larger clock jitter. This presents a fundamental trade-
off between the DLL response time and the output clock jitter [46]. The individual
blocks employed in the DLL are described in the following sub-sections.
7.2.1 Phase Frequency Detector (PFD)
A block diagram of the phase frequency detector (PFD) is shown in Figure 7.2. The
outputs of the PFD depend upon both the phase and frequency difference of the inputs.
The PFD essentially compares the rising edges of the clock (CLK) and the delayed
version of the clock (DCLK). If the rising edge of CLK leads the rising edge of DCLK,
the UP output goes high and the DN output stays low. Conversely, if the rising edge
of CLK lags the rising edge of DCLK, the DN output goes high and the UP output
stays low. Both the outputs stay low when the DLL is locked and the rising edges of
CLK and DCLK are very close. Thus there is no ripple in the VCDL control voltage
when the DLL is in lock condition. Also, the PFD doesn’t allow the DLL to lock on the















Figure 7.2: Block diagram of the phase frequency detector (PFD).
A CMOS implementation of the PFD seen in Figure 7.2 is presented in Figure 7.3.
The PFD comprises of two SR latches with clear and a reset logic. When the rising
edges of CLK and DCLK move close together, then the outputs of the PFD shows small
glitches. The delay through the two inverters in the PFD determines if the outputs are
glitch free when the PFD inputs move close together. However, a large delay will lead
to static phase error as the outputs will not respond unless the input phases are separated







Figure 7.3: CMOS implementation of the PFD seen in Figure 7.2.
The operation of the designed PFD is demonstrated using the simulation results
shown in Figure 7.4. Here, when CLK leads DCLK, the UP output goes high and when
CLK lags DCLK, DN output goes high. When CLK and DCLK move close together,
the outputs exhibit small glitches.
Figure 7.4: Simulation results for the PFD seen in Figure 7.3.
173
7.2.2 Charge Pump and Loop-Filter
The UP and DN outputs of the PFD are combined into a single analog output using the
charge pump topology shown in Figure 7.5. The charge pump output drives the loop-
ﬁlter formed using a single capacitor (C1 = 2.8 pF). A bias current of Ipump = 10μA is
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Figure 7.5: Charge pump employed in the DLL.
As seen earlier, the effective gain of the PFD with the charge-pump output is given
by KD =
Ipump
2π = 1.59×10−6A/rad and the loop-ﬁlter transfer function is KF = 1sC1 . A
self-biased beta multiplier reference (BMR), shown in Figure 7.6, is used for generating
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Figure 7.6: The self-biased reference (BMR) used in the DLL.
7.2.3 Voltage-Controlled Delay-Line (VCDL)
The voltage-controlled delay line (VCDL) is the most important component of the DLL.
Figure 7.7 illustrates the circuit implementation of the VCDL. The VCDL contains
eight delay adjustable inverting stages, each employing a current starved inverter with
buffer to drive the output load. Here, single-ended delay stages have been preferred
over fully-differential stages in order to avoid the skew introduced by the inverters used
to regenerate full logic levels. The delay of each delay stage is adjusted by changing
the bias currents by controlling the input VINDEL. A delay bias generator circuit is used
to generate the bias levels Vbp and Vbn for the current mirrors in the current starved
inverters in the delay stages. The VCDL has been designed to accommodate an input
clock frequency range of 40 MHz to100 MHz. From simulations, the gain of the VCDL
was found to be roughly equal to KV = 10 nsV [46].
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Figure 7.7: The voltage controlled delay-line (VCDL) with the delay bias generator
used in the DLL.
7.2.4 Non-overlapping clock generator
A non-overlapping clock generation circuit, shown in Figure 7.8, is used for deriving
the four clock phases φ1[i], φ1[i], φ2[i] and φ2[i] from the DLL outputs φ [i], where i =
0,1, ...7. Note that since the VCDL employs inverting delay stages, the correct multi-
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Figure 7.8: The non-overlapping clock generator for generating phases φ1[i], φ1[i], φ2[i]
and φ2[i] from the DLL outputs φ [i], where i = 0,1, ...7.
Figure 7.9 below shows complete eight-phase clock generation block employing
the DLL. Eight non-overlapping clock generators are used for each of the eight phases









Figure 7.9: The complete DLL based multi-phase clock generation circuit .
The layout of the DLL based clock generator, designed in 500-nm CMOS process, is
shown in Figure 7.10. The VCDL and the corresponding non-overlapping clock gener-
ators are laid out in a manner which facilitates the symmetric routing of the multi-phase
clocks to the modulator with minimum skew due to trace length mismatch. Sufﬁcient
amount of bypass capacitors are connected between the supply and ground rails to mit-
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Figure 7.10: Layout of the multi-phase clock generator using a DLL designed in 500-
nm CMOS process.
7.2.5 DLL Simulation
Simulation results are shown for the DLL to lock to an input clock frequency of 100
MHz. Figure 7.11 shows the VCDL control voltage (i.e. VINDEL). We can observe
that the DLL exhibits ﬁrst-order settling. The response time of the DLL is calculated
as Tr = 2.2 · C1TclkKV Ipump = 618μs which is equivalent to 35 clock cycles. The simulated
response time of the DLL is roughly 710μs, which is close to the calculated value.
The rms ripple in the VCDL input is 100μV which translates into roughly 800 f s of
systematic jitter. However, the contribution to jitter from the device noise and the power
supply noise will dominate the jitter in the output clocks.
Figure 7.11: Transient simulation of the DLL showing the input of the VCDL (VINDEL).
Sub-plot shows the peak ripple in the VCDL input in the locked state.
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Figure 7.12 show the eye diagram for the eight output phases of the DLL when
locked to an 100 MHz input clock. We can observe that the clock phases are evenly
distributed and the perceptible clock jitter is negligible compared to the time-period.
Figure 7.12: Eye diagram for the eight clock phases generated from the DLL in the
locked condition. Here the input clock frequency is 100 MHz.
7.3 First-Order KD1S Modulator
Figure 7.13 shows a concise schematic representation of the ﬁrst-order KD1S modu-
lator designed in a 500-nm CMOS process. The design comprises of a 8-path KD1S
modulator employing ﬁrst-order noise-shaping. A DLL is employed to generate the
multi-phase clocks used for time-interleaved sampling in the KD1S modulator [13]. A
simple single-ended modulator prototype has been designed to demonstrate the KD1S
noise-shaping. A capacitance of 100 f F is employed for the sampling capacitors in the
KD1S modulator. As seen in Section 4.5, the kT/C noise for these 100 f F sampling
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capacitors in the KD1S topology (with averaging by Kpath), limits the modulator reso-
lution to roughly 67 dB SNR or 10.8 bits resolution. The synthesis procedure for the
































Figure 7.13: A concise schematic representation of the single-ended ﬁrst-order KD1S
modulator with the clock and bias generation circuits.
7.3.1 KD1S Output Synchronization
In order to effectively serialize the Kpath digital outputs (b[0 : 7]) from the chip, the
Kpath outputs are synchronized with the third phase of the clock (i.e. φ2[2]) . This
synchronization is illustrated in Figure 4.5, where the clock phase φ2[2] registers the
ﬁrst four outputs (y[0 : 3]) and the phase φ2[6] registers the remaining four outputs y[4 :
7]. This arrangement allows sufﬁcient setup time for each of the paths and avoids ﬂip-
ﬂop metastability. The paths are again registered together on the phase φ2[2]. The
phase φ2[2] is also delayed to realize the output CLK signal. Thus all the buffered
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outputs b[0 : 8] form a data frame of length Kpath = 8 with the CLK signal acting like
a frame marking signal. The CLK output signal is used to reconstruct the serial data
frames when digital processed after data acquisition. The individual circuit blocks are
described in the following sub-sections.
7.4 Second-Order KD1S Modulator
Figure 7.14 illustrates a concise schematic representation of the second-order KD1S
modulator designed in a 500-nm CMOS process. Again, the second-order design con-
sists of 8-paths clocked using non-overlapping multi-phase clocks derived from a DLL.
The design procedure, explained earlier in Chapter 6, was employed to design the mod-
ulator in order to achieve bounded states so that the integrators always operate in lin-
ear region. Again a single-ended modulator was designed to quickly demonstrate the
second-order noise-shaping using a KD1S modulator. A capacitance of CI1 = 100 f F
is employed for the sampling capacitors in the ﬁrst integrator in the modulator, which
sets the input referred noise for the whole modulator. The noise contribution from the
second stage is attenuated by the large in-band gain of the ﬁrst integrator and is neg-
ligible. From Section 4.5, the kT/C noise for these 100 f F sampling capacitors limits
the modulator resolution to roughly 10.8 bits. The sampling capacitors in the second
integrator are chosen to be CI2 = 25 f F in order to optimize the power consumption in
the second stage op-amp. A third feedback branch with CI3 = 10 f F capacitors is used
to set the required feedback gain at the second stage input. The synthesis procedure
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for the second-order KD1S modulator resulted in integrating capacitors of 790 f F and














VCM100 f 25 f
10 f



















Op-amp 1 Op-amp 2
CLKin
φ2[6]
Figure 7.14: A concise schematic representation of the single-ended second-order
KD1S modulator with the clock and bias generation circuits.
The 8 outputs of the second-order KD1S modulator have been synchronized similar
to the ﬁrst-order KD1S modulator discussed in Section 7.3.1 earlier.
7.5 KD1S Modulator Circuit Blocks
The ﬁrst- and second-order KD1S modulators presented in Sections 7.3 and 7.4 use
shared circuit-level blocks which are described in this section.
7.5.1 Switched-Capacitors
The delta blocks of the KD1S modulators are implemented using the switched-capacitor
shown in Figure 7.15. The transistor sizing for the switch is determined by the transient
settling and thermal noise considerations described earlier in Section 4.5. The value
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of the sampling capacitance CI is also set by the kT/C noise considerations. In the
prototype KD1S modulator designs, a sampling capacitance value of 100 f F has been
selected which limits the resolution to roughly 10.8 bits. Poly1-Poly2 capacitors have
been used to realize the 100 f F sampling capacitors. From Section 4.5, the optimal
value for the switch resistance is given by Ron = 1gm1
, where gm1 is the transconductance
of the ﬁrst-stage of the op-amp employed in the integrator. This leads the transmission-
gate (TG) switch sizing of WL =
100
2 for the PMOS as well as the NMOS with an switch
on-resistance of 200Ω. For the ﬁrst integrator of the second-order KD1S modulator a
TG with 1002 NMOS and PMOS sizing is used. For the second integrator, a relaxed TG
sizing of 502 is employed. For the ﬁrst-order KD1S modulator design, a TG size of
50
2 is
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CI
Figure 7.15: Switched-capacitor block with the corresponding layout.
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7.5.2 Op-amps and Bias Generation Circuit
In the ﬁrst- and second-order KD1S modulator prototypes, single-ended op-amps are
employed to implement the K-path integrators. Since the ﬁrst op-amp in the modula-
tor determines the linearity for the whole modulator, larger bias current is used in the
ﬁrst op-amp better slew-rate, noise and settling performance. From Section 4.4, for a
KD1S modulator a lower op-amp unity gain frequency fun can be used than the effective
sampling rate Kpath fs. However, the op-amp can not be allowed to slew for the whole
time-slice of Ts/Kpath. The slew-rate requirement on the op-amp is determined by the
maximum amount of charge which is transferred from the input capacitors (CI1) to the
integrating capacitor (CF1). This charge for partial settling is given byCI1α0VDD. If we
allow 25% of the time-slice for slewing, it requires a bias current of
ISS1 = 4K fsCI1α0VDD (7.8)
which is equal to 1.6 mA for the modulators designs. Thus, the bias current requirement
on the op-amps is set by the slew-rate rather than the fun requirements. For the large
amount of bias current in the ﬁrst stage, in 500-nm CMOS process, it is hard to stabilize
a two-stage op-amp. In order to meet the stringent slew-rate requirement with assured
stability, simple single-stage op-amps are employed in the KD1S modulators.
Figure 7.16 shows the folded-cascode op-amp used in the ﬁrst-order KD1S modu-
lator and in the ﬁrst stage of the second-order KD1S modulator. The op-amp has a total
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Figure 7.16: Single-ended op-amp employed in the ﬁrst switched-capacitor integrator.
Figure 7.17 shows the magnitude and phase response for the designed op-amp with
340 fF load. The op-amp exhibits a DC gain of AOL ≈ 44dB, a unity gain frequency of
fun = 940MHz and a phase margin of PM = 60º. The gain of the op-amp is sufﬁcient
for an OSR of 64 which requires a minimum op-amp gain of 36 dB.
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Figure 7.17: Magnitude and phase response of the op-amp seen in Figure 7.16 with
340 fF load. Here, AOL = 44dB, fun = 940 MHz, and PM = 60º.
In the second-order KD1S modulator, the input and the integrating capacitors for the
second integrator were scaled down by 4. Thus the slew-rate and requirements on the
second op-amp in the modulator are relaxed by 4 times. Figure 7.18 shows the folded-
cascode op-amp employed in the second stage of the second-order KD1S modulator.
Here a total tail bias current of 400μA is used.
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Figure 7.18: Single-ended op-amp employed in the second switched-capacitor integra-
tor.
Figure 7.19 shows the magnitude and phase response for the second op-amp with
200 fF load. The op-amp exhibits a DC gain of AOL ≈ 45dB, a unity gain frequency of
fun = 1.15GHz and a phase margin of PM = 58º.
Figure 7.19: Magnitude and phase response of the op-amp seen in Figure 7.16 with
200 fF load. Here, AOL = 45dB, fun = 1.15 GHz and PM = 58º.
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The layout of the op-amps employed in the KD1S modulator designs is shown in
Figure 7.20.
Op-amp 1 Op-amp 2
Figure 7.20: Layouts of the op-amps used in the KD1S modulators and designed in
500-nm CMOS.
The bias circuit used for generating the bias references used in the above op-amps
is shown in Figure 7.21 [46].
VDD VDD VDD VDD
VDD
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Figure 7.21: Bias generation circuit for the op-amps.
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7.5.3 Comparators and Flip-Flop
The clocked comparator used in the KD1S design is shown in Figure 7.22 [13, 55]. A
pre-amp is employed in the comparator to increase the gain and thus the resolution of
the comparator. The pre-amp is followed by a cross-coupled latch. The comparator
regenerates the input signal present at the rising edge of the clock. The top PMOS are
used to erase the memory in the latch when the clock goes low. The regenerative latch
is followed by a static S-R latch which ensures that the outputs (Q and Q) change only
when the state of the comparator changes. The comparator is designed to drive up to
200 f F load offered by the switched-capacitors. The transistors are sized for minimum
delay of the comparator.
VDD
Unlabeled NMOS are 10/2











Figure 7.22: The clocked comparator with a static latch.
Figure 7.23 shows the transient simulation of the clocked comparator. For an input
signal of 1 mV around the common-mode voltageVCM = 2.5V , the comparator exhibits
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a total delay of roughly 800 ps. This delay varies with the initial input signal used for
regeneration.
Figure 7.23: Transient simulation of the clock comparator seen in Figure 7.22.
Figure 7.24 shows the layout of the clocked comparator employed in the KD1S
modulators.
Figure 7.24: Layout of the comparators employed in the KD1S modulators.
For faster operation and smaller layout footprint, true single phase clocking (TSPC)
dynamic latches (shown in Figure 7.25) are employed for synchronizing the K-path
modulator outputs with the output clock [13].
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Figure 7.25: Schematic and layout TSPC Latch used for synchronizing the KD1S out-
puts.
7.6 Chip Layouts
The chips were designed and taped-out using the Electric VLSI CAD system [56]. The
layout of the designed ﬁrst- and second-order KD1S modulators is shown in Figures
7.26 and 7.27. The layout was systematically done using component arrays for a closely
packed layout. The multi-phase clocks from the DLL based clock generator have been





















































































Figure 7.27: Labeled layout of the second-order KD1S modulator design in the 500-nm
CMOS process.
In the designed chips, clock buffers sufﬁcient to drive 30 pF off-chip load have been
used to for the 8 parallel outputs from the modulator and the reference clock CLK. The
power and ground pins for all the distinct blocks have been separated and exported using
distinct bond pads. MOSCAPs have been amply used between all the local supply and
ground rails on the chip to minimize supply and ground noise coupling.
An earlier test-chip micrograph of a second-order KD1S modulator designed in
500-nm CMOS, is shown in Figure 7.28.
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Figure 7.28: Die micrograph for a second-order KD1S test chip designed in 500-nm
CMOS process.
7.7 Chip Simulation
7.7.1 First-Order KD1S Modulator
The ﬁrst-order KD1S modulator, implemented in 500-nm CMOS and described earlier
in Section 7.3, was simulated using the SPICE simulator. For the simulation an input
clock frequency of 100 MHz is used for the DLL. Since we employ Kpath = 8 paths,
the effective sampling frequency set by the sampling phases is equal to 800 MHz. A
sinusoidal input of 2V amplitude and 2.67 MHz frequency is applied to the modulator.
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The effective signal bandwidth for this simulation is equal to fB = 6.25 MHz. The dig-
ital outputs from the simulated chip are re-sampled and processed using the MATLAB
code shown in Appendix A.2. The received digital outputs of the KD1S modulator are
shown in Figure 7.29 below. The plot shows the serial mode-output (vout) with Kpath fs
rate and the parallel-mode decimated output with fs data rate.
0 20 40 60 80 100 120 140 160 180 200


















Figure 7.29: Plot illustrating the sampled KD1S outputs Q[0 : 8], along with the re-
constructed serial and parallel output stream (vout).
The simulation results were processed using the MATLAB code shown in Appendix
A. Figure 7.30 shows the processed SPICE simulation results for the 500-nm ﬁrst-order
KD1S design. It’s important to note that the transistor-level SPICE simulation results
are limited to less than 50 dB (<8-bits) to keep the simulation time reasonable. Due to
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this limitation MATLAB based system-level modeling is usually employed to design
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Figure 7.30: Simulation results for the ﬁrst-order KD1S modulator designed in 500-
nm CMOS. In these results, fin =2.67 MHz, fs = 100 MHz, Kpath = 8,
fs,new = 800 MHz, Kpath ·OSR = 64, and BW = 6.25 MHz.
A Hann window, with a size equal to the simulation record length (NFFT =2048)
is used for spectral estimation using FFT. The simulated signal to noise and distortion
ratio (SNDR) is 41 dB, which corresponds to 6.52 bits resolution. As discussed in
Section 4.4.4, the NTF response for the modulator exhibits ripples in frequency which
are due to the fact that the comparator takes a fraction of the time-slice Ts/Kpath to
evaluate its result while the feedback switches remain open. Due to this some amount
of the information from the previous cycle (with Ts loop-delay) is fed-back into both
the integrators. This causes these ripples to be formed at odd multiples of fs/2 and they
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are superposed over the wideband noise shaping response as discussed in Section 4.4.4.
The simulated SNR is plotted with respect to the input sinewave amplitude in Figure
7.31. From this plot, the maximum stable amplitude (MSA) is roughly 80% of the full















SNRmax = 41.2 dB 
MSA = 0.79
Figure 7.31: Simulated SNR vs input sinewave amplitude for the second-order KD1S
modulator.
The average current consumption of the ﬁrst-order modulator is 2.6 mA from the 5
V supply. The average current consumed in the DLL clock generator is 8 mA.
7.7.2 Second-Order KD1S Modulator
The second-order KD1S modulator, described earlier in Section 7.4, is simulated using
SPICE. For the simulation an input clock frequency of 100 MHz is used for the DLL
based clock generator. The effective sampling frequency set by the multi-phase clocks
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is 800 MHz. A sinusoidal input of 2V amplitude and 2.67 MHz frequency is applied to
the second-order KD1S modulator. The effective signal bandwidth for this simulation
is equal to fB = 6.25 MHz. The simulation result for the 500-nm second-order KD1S
design is shown in Figure 7.32. Again, a Hann window with a size equal to the simula-
tion record length (NFFT =2048) is used for spectral estimation. The simulated SNDR
is 44.5 dB which is equivalent to 7.1 bits resolution. The NTF response of the second-
order modulator shows ripples in the spectrum due to the ﬁnite comparator delay as
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Figure 7.32: Simulation results for the second-order KD1S modulator designed in 500-
nm CMOS. IIn these results, fin =2.67 MHz, fs = 100 MHz, Kpath = 8,
fs,new = 800 MHz, Kpath ·OSR = 64, and BW = 6.25 MHz.
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The received digital outputs of the second-order KD1S modulator are shown in
Figure 7.33 below. The plot shows the serial mode-output (vout) with a Kpath fs data
rate.
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Figure 7.33: Plot illustrating the sampled KD1S outputs b[0 : 8], along with the recons-
tructed serial and parallel output stream (vout).
The simulated SNR is plotted with respect to the input sinewave amplitude in Figure
7.34. From this plot, the maximum stable amplitude (MSA) for the input sinewave is
















SNRmax = 44.5 dB 
MSA = 0.79
Figure 7.34: Simulated SNR vs input sinewave amplitude for the second-order KD1S
modulator.
The average current consumption of the second-order modulator is roughly 3 mA
from the 5 V supply while the average current consumed in the DLL clock generator is
8 mA.
7.8 Test Setup and Procedure
Figure 7.35 shows the test setup employed for testing the KD1S modulators. The chip
power supply (VDD= 5 V) and the common-mode reference voltage (VCM = 2.5 V) are
externally supplied. A precision current reference LM334 is used for the bias current
reference of 20μA employed in the op-amps. An external clock source (CLKin) with a
















Figure 7.35: Test Setup used for data acquisition from the single-ended KD1S Modu-
lators on the chip.
The b[0 : 7] and CLK outputs from the chip are acquired using an Agilent Mixed-
Signal Oscilloscope (Inﬁnivision 7000 Series MSO). The MSO has a maximum of 2
Giga-samples per second rate and allows simultaneous acquisition of up to 16 digital
channels along with 4 analog channels. The MSO is remotely controlled through a PC
using the IO libraries provided by Agilent. A software, called Intuilink, is used to simul-
taneously acquire up to 1 million contiguous samples on all the channels. This acquired
data is post-processed using the MATLAB script shown in Appendix A. The MATLAB
script uses the CLK signal to resample the digital outputs b[0 : 7] , and then re-aligns
with respect to their individual clock phases (i.e. Kpath phases per clock frame). This
process is essentially converting the Kpath parallel outputs clocked on fs to a single-bit
serialized stream clocked at Kpath fs resulting in the serial mode output vout .
7.8.1 Test Board Design
A simple two-layer prototype board, shown in Figure 7.36, was fabricated to test the
500-nm KD1S chip. The top layer of the board was dedicated to the power supply (VDD)
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and the lower plane is used for ground (See Figure 7.37). The fabricated die was bonded
in-house at Boise State in a 40-pin DIP package. The input signal to the modulator is
applied using a SMA to BNC connector. An array of bypass capacitors (0.1μF ||1nF)
is soldered close to the supply pins on the back side of the board to attenuate the supply
and ground noise. Tantalum capacitors of 2.2μF value were connected between the
power and ground planes for overall effective bypassing.




















Figure 7.36: Labeled photograph of the test board used for the 500-nm chip.
The modulator outputs and the clock signal from the chip are connected to the digital
pods of the MSO using the 12X2 header pins on the board.
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Figure 7.37: (a) Top layer (power plane) and (b) bottom layer (ground plane) of the test
board.
7.9 Experimental Results
Using the test setup described in the last section, 1 million data points corresponding to
1 ms of run time were collected. The harvested data was processed with the MATLAB
script shown in Appendix A.3. The MATLAB script reconstructs the serial bit stream
(vout) from the 8 parallel outputs and the clock acquired from the test chip. Then FFT of
the output vout is evaluated using the Blackman-Harris window [17]. Blackman-Harris
window has a slightly wider central lobe but much lower sideband leakage than the
Hann window. Due to the lower sideband leakage, this window is appropriate for a
large data set acquired from the test chip. From the FFT of the serial output, the signal
and noise power are evaluated in the signal band which is then used to estimate the
SNDR and the bit resolution.
The measured spectrum of the fabricated second-order modulator is shown in Figure
7.38. The peak SNDR corresponding an input signal with -2 dBFS amplitude is 42.7
dB (or 6.81 bits in resolution). The output clock from the chip showed roughly 100 ps
203
rms jitter which, along with the thermal noise, sets the noise ﬂoor in the signal band.
We can observe the distortion tones, due to phase skew, appearing at the frequency
locations given by fin + k fs and fs− ( fin + k fs), k = 1, ..., Kpath−1 as described in the
Section 2.2.3. However, these out-of-band tones are ﬁltered out by the decimation ﬁlter
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Figure 7.38: Measured PSD of the second-order KD1S modulator fabricated in 500-
nm CMOS. Here, fin = 870 KHz, fs = 100 MHz, fs,new = 800 MHz,
Kpath = 8, Kpath ·OSR = 64, and BW = 6.25 MHz.
The measured SNDR performance of the fabricated second-order KD1S modulator




The tested performance of the 500-nm second-order KD1S modulators is summarized
in Table 7.1. For delta-sigma modulators, the ﬁgure of merit (FoM) metric is deﬁned as
FoMSNR =
P
2 · fB ·2(SNR−1.76)/6.02
(7.10)
where P, fB and SNR denote the power dissipation, signal bandwidth and peak SNR (in
dB) [57]. For the fabricated second-order KD1S modulator, the FoM is 8.74 pJ/level.
Table 7.1: Typical performance of the second-order KD1S modulator (5 V and 25° C).
Process/Supply Voltage 500-nm CMOS/5 V
Number of paths (Kpath) 8
Effective sampling rate (Kpath · fs) 800 MHz
Signal Bandwidth 6.25 MHz
Input amplitude for peak SNR -2 dBFS
peak SNDR 42.7 dB
Spur-free Dynamic Range (SFDR) 55 dB
Power Dissipation (Modulator) 15 mW
Power Dissipation (Clock generation block) 35 mW
Active Area 0.55 mm2
Figure of Merit (FoMSNR) 8.74 pJ/level
We can observe that the KD1S modulator achieves high sampling rate and signal
bandwidth even in a 500-nm CMOS process. When compared to other switched-
capacitor delta-sigma implementations, KD1S modulator achieve signiﬁcantly higher
signal bandwidth. However, for the presented KD1S modulators, the peak SNDR
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is lower as only second-order noise shaping is employed. The KD1S SNDR perfor-
mance can be improved by extending the KD1S concept to third- or higher-order noise-
shaping. The power efﬁciency of the KD1S modulators will be signiﬁcantly improved
when designed in a smaller (and faster) CMOS technology.
7.10 Conclusion
The behavioral level ﬁrst- and second-order KD1S modulator designs were translated
into a circuit level implementation in a 500-nm CMOS technology. The second-order
KD1S exhibits wideband noise shaping and a high signal conversion bandwidth of 6.25
MHz with a modest 6-bit resolution, even in a 500-nm CMOS process. The large con-
version bandwidth can be digitally traded for a higher resolution by increasing the
oversampling ratio. The experimental results for the second-order KD1S modulator
closely follow the analytical and simulation results. The performance degradation is
likely caused by the higher clock jitter in the on-chip multi-phase clocks which can be
improved by optimizing the noise performance of the clock generation circuit. Further-





The contributions and conclusions of this dissertation can be listed as follows to summa-
rize the work’s contribution to the state-of-the-art in delta-sigma data converter design:
• The ﬁrst-order KD1S modulator, proposed in [12, 13], was analyzed for the cir-
cuit non-idealities and the errors due to time-interleaving. The KD1S modulator
can potentially achieve much higher sampling rates without a signiﬁcant increase
in the gain-bandwidth requirement on the op-amps. This is achieved by em-
ploying Kpath sampling paths and allowing the integrators to settle over a longer
period of time set by the base clock. The effective sampling rate is set by the
phase spacings of the multi-phase clock and equals Kpath · fs. Due to the unity-
gain bandwidth ( fun) of the op-amp can be set to a small multiple of fs and thus
introduces an extra pole in the integrator’s response. However, the large fan-out
of Kpath sampling capacitors on the op-amps does not translate it into a reduc-
tion in power by Kpath. Also, the time-interleaved operation of KD1S does not
relax the linear settling requirements on the op-amps which should be designed
for slew-free settling in the Ts/Kpath interval.
• In order to achieve wideband noise-shaping using the KD1S modulator, the loop-
delay can not exceed Ts/Kpath which entails that the comparators in each of the
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paths settle within Ts/2Kpath time-interval. It has also been shown that the mis-
match in the Kpath sampling capacitors and the clock phase skew between the
clock phases causes noise folding from the multiples of frequency fs to the base-
band. Even though the variance of the noise due to capacitor mismatch is aver-
aged by Kpath/2, the effects of the folding of the shaped quantization noise to the
baseband are detrimental for the performance of the practical KD1S design.
• Detailed thermal noise analysis of the KD1S modulator was presented. In sum-
mary, the kT/C noise (or sampled thermal noise) is set by the sampling capacitors
(CI) and is averaged by Kpath/2. However for a ﬁxed OSR, the achievable SNR
is independent of Kpath as the conversion bandwidth is increased by Kpath times
due to time-interleaving.
• The concept of the ﬁrst-order KD1S modulator has been extended to design
higher-order KD1S modulators. A state-space synthesis method has been intro-
duced for rapid design and system-level simulation of the KD1S modulator. The
synthesis method takes into account the effects of the additional poles added due
to the K-path integrators.
• The developed synthesis method was applied to the design of a second-order
KD1S modulator. The prototype modulator was implemented using singly-ended
circuitry in 500-nm CMOS process. The modulator employed a DLL to generate
the multi-phase clocks locked on an external reference clock. The second-order
208
resulted in a SNDR of 42.7 dB or 6.8 bits in resolution Kpath = 8 paths, an effec-
tive sampling rate of fs,new = 800MHz, effective oversampling ratio Kpath ·OSR=
64 and a signal bandwidth of 6.25 MHz. The second-order modulator consumes
an average current of 3 mA from the 5 V supply and has a layout footprint of 0.55
mm2 for the single-ended design.
8.2 Future Work
The future work to further improve the performance of the KD1S modulator entails the
following :
• The fabricated KD1S modulator designs will be implemented using fully differ-
ential circuits. The fully differential circuits will improve the achievable perfor-
mance by canceling the effects of charge injection from the switches and even
order harmonics.
• The timing of the KD1S modulator must be improved in order to accommodate
for the ﬁnite comparator delay in order to eliminate the ripples in the resulting
noise-shaping spectral response. This will require doubling the number of clock
phases to allow controllability up to Ts/2Kpath delay.
• Since each of the comparators in the KD1S modulator have a utilization factor
of 1/Kpath, it would be beneﬁcial if the number of comparators in KD1S mod-
ulator can be reduced by sharing one or two comparators across all the paths.
Such an architecture will be result in reduced layout area and possibly less power
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consumption. Also this reduced comparator architecture will pave the way for
compact multi-bit KD1S design for better stability with higher-order noise shap-
ing.
• Since the clock rate of the KD1S modulator is only limited by the comparator
delay, integration of devices like tunnel diodes can be done into the standard
CMOS to realize much faster (multiple GHz rate) comparators.
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APPENDIX A
The Matlab code for the KD1S synthesis and digital processing of simulation and test
results are listed below:
Listing 8.1: Matlab code for synthesis of second-order KD1S Modulator.
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Listing 8.3: Matlab code for processing data acquired from the MSO.
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